


PI74AVC+16260

12-Bit To 24-Bit Multiplexed D-Type Latch with 3-State Outputs

Product Features

- PI74AVC⁺16260 is designed for low voltage operation, $V_{CC} = 1.65 \text{V to } 3.6 \text{V}$
- True ±24mA Balanced Drive @ 3.3V
- I_{OFF} supports partial power-down operation
- 3.6V I/O Tolerant Inputs and Outputs
- All outputs contain noise reduction circuitry reducing noise without speed degradation
- Industrial operation at -40°C to +85°C
- Packages available:
 - 56-pin 240 mil wide plastic TSSOP (A)
 - 56-pin 173 mil wide plastic TSSOP (K)

Logic Block Diagram



Product Description

Pericom Semiconductor's PI74AVC⁺ series of logic circuits are produced using the Company's advanced sub-micron CMOS technology, achieving industry leading speed.

The PI74AVC +16260 is a 12-bit to 24-bit multiplexed D-type latch designed for 1.65V to 3.6 V_{CC} operation. It is used in applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single data path.

Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The output-enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals also allow bank control in the A-to-B direction.


Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B,

> LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is HIGH, the latch is transparent. When the latch-enable input goes LOW, the data present at the inputs is latched and remains latched until the latch-enable input is returned HIGH.

> To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver.

PXXXX 04/25/00

1






Product Pin Description

Pin Name	Description
OE	Output Enable Input (Active LOW)
SEL	Select
I.E	Latch Enable
A,1B,2B	Data Inputs
A,1B,2B	3-State Outputs
GND	Ground
V _{CC}	Power

Product Pin Configuration



Truth Tables

 $B to A (\overline{OEB} = H)$

	Output A					
1B	2B	A				
Н	X	Н	Н	X	L	Н
L	X	Н	Н	X	L	L
X	X	Н	L	X	L	A0
X	Н	L	X	Н	L	Н
X	L	L	X	Н	L	L
X	X	L	X	L	L	A0
X	X	X	X	X	Н	Z

$A to B (\overline{OEA} = H)$

		INPUTS			OUT	PUTS
A	LEA1B	LEA2B	OE1B	OE2B	1B	2B
Н	Н	Н	L	L	Н	Н
L	Н	Н	L	L	L	L
Н	Н	L	L	L	Н	2B0
L	Н	L	L	L	L	2B0
Н	L	Н	L	L	1B0	Н
L	L	Н	L	L	1B0	L
X	L	L	L	L	1B0	2B0
X	X	X	Н	Н	Z	Z
X	X	X	L	Н	Active	Z
X	X	X	Н	L	Z	Active
X	X	X	L	L	Active	Active

Note:

2

- 1. H=High Signal Level
 - L=Low Signal Level
 - X = Irrelevant
 - Z = High Impedance

ADVANCE INFORMATION



PI74AVC+16260
12-Bit To 24-Bit Multiplexed
D-Type Latch with 3-State Outputs

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

- 1		
I	Supply voltage range, V _{CC}	0.5V to +4.6V
ı	Input voltage range, V _I	0.5V to +4.6V
I	Voltage range applied to any output in the	
ı	high-impedance or power-off state, V _O ⁽¹⁾	0.5V to +4.6V
I	Voltage range applied to any output in the	
ı	high or low state, V _O ^(1,2)	-0.5 V to V_{CC} +0.5V
I	Input clamp current, I _{IK} (V _I <0)	50mA
I	Output clamp current, I _{OK} (V _O <0)	50mA
I	Continuous output current, I _O	±50mA
I	Continuous current through each V _{CC} or GND	±100mA
ı	Package thermal impedance, θ _{JA} ⁽³⁾ : package A	64°C/W
I	package K	48°C/W
	Storage Temperature range, T _{stg}	65°C to 150°C
- 1		

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Notes:

- 1. Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed.
- 2. Output positive-voltage rating may be exceeded up to 4.6V maximum if theoutput current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions(1)

		Min.	Max.	Units
V Comple Valence	Operating	1.65	3.6	
V _{CC} Supply Voltage	Data retention only	1.2		
	$V_{CC} = 1.2V$	V _{CC}		
V _{IH} High-level Input Voltage	$V_{CC} = 1.65 V \text{ to } 1.95 V$	0.65 x V _{CC}		
	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7		
	$V_{CC} = 3V \text{ to } 3.6V$	2		
	$V_{CC} = 1.2V$		Gnd	V
V I am land Imat Valtace	$V_{CC} = 1.65V \text{ to } 1.95V$		0.35 x V _{CC}	
V _{IL} Low-level Input Voltage	$V_{CC} = 2.3 V \text{ to } 2.7 V$	0.7	0.7	
	$V_{CC} = 3V$ to 3.6V		0.8	
V _I Input Voltage		0	3.6	
V. Output Valtace	Active State	0	V _{CC}	
V _O Output Voltage	3-State	0	3.6	
	$V_{CC} = 1.65 V \text{ to } 1.95 V$		- 6	
I _{OH} High-level output current	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$		- 12	
	$V_{\rm CC} = 3V$ to 3.6V		- 24	mA
	$V_{CC} = 1.65V \text{ to } 1.95V$		6	IIIA
I _{OL} Low-level output current	$V_{CC} = 2.3 V \text{ to } 2.7 V$		12	
	$V_{\rm CC} = 3V$ to 3.6V		24	
$\Delta t \Delta v$ Input transition rise or fall rate	$V_{CC} = 1.65 V \text{ to } 3.6 V$		5	ns/V
T _A Operating free-air temperature	•	-40	85	°C

Notes:

1. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.

3



PI74AVC+16260 12-Bit To 24-Bit Multiplexed D-Type Latch with 3-State Outputs

DC Electrical Characteristics (Over the Operating Range, $T_A = -40^{\circ}\text{C} + 85^{\circ}\text{C}$)

	Parameters	Test Conditions ⁽¹⁾	V _{CC}	Min.	Max.	Units			
		$I_{OH} = -100\mu A$	1.65V to 3.6V	V _{CC} -0.2V					
		$I_{OH} = -6mA$ $V_{IH} = 1.07V$	1.65V	1.2					
V_{OH}		$I_{OH} = -12 \text{mA}$ $V_{IH} = 1.7 \text{V}$	2.3V	1.75					
		$I_{OH} = -24 \text{mA}$ $V_{IH} = 2 \text{V}$	3V	2.0					
						V			
		$I_{OL} = 100 \mu A$	1.65V to 3.6V		0.2	v			
		$I_{OL} = 6mA$ $V_{IH} = 0.57V$	1.65V		0.45				
V_{OL}		$I_{OL} = 12 \text{mA}$ $V_{IH} = 0.7 \text{V}$	2.3V		0.55				
		$I_{OL} = 24 \text{mA}$ $V_{IH} = 0.8 \text{V}$	3V		0.75				
I_{I}	Control Inputs	$V_{\rm I} = V_{\rm CC}$ or GND	3.6V		±2.5				
I _{OFF}		$V_{\rm I}$ or $V_{\rm O} = 3.6 \rm V$	0		±10				
I_{OZ}		$V_{\rm I} = V_{\rm CC}$ or GND	3.6V		±10	μΑ			
Icc		$V_O = V_{CC}$ or GND $I_O = 0$	3.6V		40				
	Control Imputa		2.5V		4				
C	Control Inputs	V = V or CND	3.3V		4				
C _I	Doto Imputa	$V_{\rm I} = V_{\rm CC}$ or GND	2.5V		6	nE			
	Data Inputs		3.3V		6	pF			
Co	Outputs	Vo = Voc or GND	2.5V		8				
	Outputs	$V_{O} = V_{CC}$ or GND	3.3V		8				

4

Note: Typical values are measured at $T_A = 25$ °C.



PI74AVC+16260
12-Bit To 24-Bit Multiplexed
D-Type Latch with 3-State Outputs

$Timing\,Requirements\,\,over\,recommended\,operating\,free-air\,temperature\,range$

(unless otherwise noted, see Figures 1 thru 4)

		V _{CC} =	= 1.2V		= 1.5V .1V		= 1.8V .15V		= 2.5V .2V	V _{CC} = ± 0		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{ m W}$	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B High							3.0		3.0		
t _{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B							1.1		0.8		ns
t _h	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B							1.5		1.0		

Switching Requirements over recommended operating free-air temperature range

(unless otherwise noted, see Figures 1 thru 4)

Parameter	From (Input)	To (Output)	V _{CC} =	= 1.2V	$V_{CC} = 1.5V$ $\pm 0.1V$		$V_{CC} = 1.8V$ $\pm 0.15V$		$V_{CC} = 2.5V$ $\pm 0.2V$		$V_{CC} = 3.3V$ $\pm 0.3V$		Units
	(Input)	(Output)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Iin. Max.	
	A or B	B or A								4.3		3.0	
t _{pd}	LE	A or B								4.4		3.1	
	SEL	A								5.6		4.2	ns
t _{en}	ŌĒ	A or B								5.4		4.0	
t _{dis}	ŌĒ	A or B								4.6		3.5	


Operating Characteristics, $T_A = 25^{\circ}C$

Paramet	er	Test Conditions	$V_{\text{CC}} = 2.5V$ $\pm 0.2V$	$V_{\text{CC}} = 3.3V$ $\pm 0.3V$	Units
			Турі	ical	
C _{pd} Power Dissipation	Outputs Enabled	$C_L = 0 pF,$	TBD	TBD	pF
Capacitance	Outputs Disabled	f= 10 MHz	TBD	TBD	pr

5




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2V$ AND $1.5V \pm 0.1V$




Test S1 tpd Open tpLZ/tpZL 2 x V_{CC} tpHZ/tpZH GND


Load Circuit




Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.

6

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}





PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8V \pm 0.15V$




Test S1 tpd Open tpLz/tpzl 2 x Vcc tpHz/tpzh GND

Load Circuit





Voltage Waveforms Pulse Duration



 V_{CC} Output Control V_{CC}/2 V_{CC}/2 (Low Level 0V Enabling) $-t_{PLZ}$ Output V_{CC} Waveform 1 V_{CC}/2 S1 at 2 x V_{CC} (see Note B) t_{PHZ} Output Von- 0.15V Waveform 2 V_{CC}/2 S1 at GND - 0V (see Note B)

Voltage Waveforms Propagation Delay Times

Voltage Waveforms Enable and Disable Times

Figure 2. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq$ 2.0ns, $t_F \leq$ 2.0ns.

7

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5V \pm 0.2V$




Test S1 tpd Open tpLZ/tpZL 2 x V_{CC} tpHZ/tpZH GND

Timing Input $\begin{array}{c|c} & V_{CC} \\ \hline \\ V_{CC}/2 \\ \hline$


Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 3. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_R \leq$ 2.0ns, $t_F \leq$ 2.0ns.


8

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION

 $V_{CC} = 3.3V \pm 0.3V$







Load Circuit




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Enable and Disable Times

Figure 4. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq$ 2.0ns, $t_F \leq$ 2.0ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. tplH and tpHL are the same as tpd

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com