



#### **FEATURES**

- Generates 12-output buffers from one input.
- Supports VIA Pro266 DDR chipset.
- Supports up to 2 DDR DIMMS.
- Supports up to 400MHz DDR, SDRAMS.
- One additional output for feedback.
- 6 differential clock distribution.
- Less than 5ns delay.
- Skew between any outputs is less than 100 ps.
- 2.5V Supply range.
- Available in 28-pin SSOP.

#### **BLOCK DIAGRAM**



### **PIN CONFIGURATION**



Note: #: Active Low

### **DESCRIPTIONS**

The PLL103-07 is designed as a 2.5V buffer to distribute high-speed clocks in PC applications. The device has 12 outputs. These outputs can be configured to support 2 DDR DIMMs. The PLL103-07 can be used in conjunction with the PLL202-04 or similar clock synthesizer for the VIA Pro 266 chipset.



### **PIN DESCRIPTIONS**

Name	Number	Туре	Description
FBOUT	1	0	Feedback clock for chipset.
BUF_IN	10	I	Reference input from chipset.
DDRT[0:5]	3,7,12,19, 23,27	0	True clocks of differential pair outputs.
DDRC[0:5]	4,8,13,18, 22,26	0	Complementary clocks of differential pair outputs.
VDD2.5	5,9,14, 17,21,25	Р	2.5V power supply.
GND	6,11,20,24	Р	Ground.



### **12C BUS CONFIGURATION SETTING**

Address Assignment	A6	A5	A4	А3	A2	A1	Α0	R/W	
Address Assignment	1	1	0	1	0	0	1	_	
Slave Receiver/Transmitter	Provid	des both s	ave write	and readb	ack functi	onality			
Data Transfer Rate	Stand	ard mode	at 100kbi	ts/s					
Data Protocol	bytes must terminaddre	must be a be followe nate the tra ss and a v	ccessed i d by 1 ack ansfer. Th vrite cond	n sequenti knowledge e write or ition (0xD2	al order from bit. A byte read block !) or a read	om lowest e transferre both begi d condition	to highest ed without ns with the n (0xD3).	acknowledged master sendi	te transferred   bit will ng a slave
	Following the acknowledge of this address byte, in <b>Write Mode</b> : the <b>Command Byte</b> and <b>Byte Count Byte must be sent by the master</b> but ignored by the slave, in <b>Read Mode</b> : the <b>Byte Count Byte</b> will be <b>read by the master</b> then all other <b>Data Byte</b> . <b>Byte Count Byte</b> default at power-up is = $(0x09)$ .								

### **12C CONTROL REGISTERS**

## 1. BYTE 6: Outputs Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	1	Reserved
Bit 6	-	0	Reserved
Bit 5	-	0	Reserved
Bit 4	-	0	Reserved
Bit 3	-	1	Reserved
Bit 2	27, 26	1	DDRT5, DDRC5
Bit 1	23, 22	1	DDRT4, DDRC4
Bit 0	19, 18	1	DDRT3, DDRC3



# 2. BYTE 7: Outputs Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	12, 13	1	DDRT2, DDRC2
Bit 3	-	1	Reserved
Bit 2	7, 8	1	DDRT1, DDRC1
Bit 1	-	1	Reserved
Bit 0	3, 4	1	DDRT0, DDRC0



### **ELECTRICAL SPECIFICATIONS**

### 1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	$V_{DD}$	V <sub>SS</sub> -0.5	7.0	٧
Input Voltage, dc	VI	Vss-0.5	V <sub>DD</sub> +0.5	V
Output Voltage, dc	Vo	Vss-0.5	V <sub>DD</sub> +0.5	V
Storage Temperature	T <sub>S</sub>	-65	150	°C
Ambient Operating Temperature	TA	0	70	°C
ESD Voltage			2	KV

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

### 2. Operating Conditions

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	V <sub>DD2.5</sub>	2.375	2.625	V
Input Capacitance	Cin		5	pF
Output Capacitance	Соит		6	pF

### 3. Electrical Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input High Voltage	V <sub>IH</sub>	All Inputs except I2C	2.0		V <sub>DD</sub> +0.3	V
Input Low Voltage	VIL	All inputs except I2C	Vss-0.3		0.8	V
Input High Current	l <sub>IH</sub>	V <sub>IN</sub> = V <sub>DD</sub>			TBM	uA
Input Low Current	lıL	V <sub>IN</sub> = 0			TBM	uA
Output High Voltage	V <sub>OH</sub>	IOL = -12mA, VDD = 2.375V	1.7			V
Output Low Voltage	VoL	IOL = 12mA, VDD = 2.375V			0.6	V
Output High Current	Іон	VDD = 2.375V, VOUT=1V	-18	-32		mA
Output Low Current	loL	VDD = 2.375V, VOUT=1.2V	26	35		mA

Note: TBM: To be measured




# 3. Electrical Specifications (Continued)

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current (DDR-only mode)	I <sub>DD</sub>	Unloaded outputs, 133MHz			ТВМ	mA
Supply Current (SDRAM mode)	I <sub>DD</sub>	Unloaded outputs, 133MHz			ТВМ	mA
Supply Current	I <sub>DDS</sub>	PD = 0			TBM	mA
Output Crossing Voltage	Voc		(VDD/2) -0.1	VDD/2	(VDD/2)+ 0.1	V
Output Voltage Swing	Vout		0.7		VDD-0.4	V
Duty Cycle	Dτ	Measured @ 1.5V	45	50	55	%
Max. Operating Frequency			66		170	MHz
Rising Edge Rate	T <sub>OR</sub>	Measured @ 0.4V ~ 2.4V	1.0	1.5	2.0	V/ns
Falling Edge Rate	Tof	Measured @ 2.4V ~ 0.4V	1.0	1.5	2.0	V/ns
DDR Rising Edge Rate	T <sub>OR</sub>	Measured between 20% to 80% of output	0.25	0.6	1.0	V/ns
DDR Falling Edge Rate	Tof	Measured between 20% to 80% of output	0.25	0.6	1.0	V/ns
Clock Skew(pin to pin)	Tskew	All outputs equally loaded			100	ps
Stabilization Time	T <sub>ST</sub>				0.1	ms


Note: TBM: To be measured



#### PACKAGE INFORMATION



#### ORDERING INFORMATION



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by PhaseLink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.