

#### **FEATURES**

- Generates all clock frequencies for VIA KT266 chipset.
- Support one pair of differential CPU clocks, one pair of differential push-pull CPU clocks, 3 AGP and 10 PCI.
- Enhanced PCI Output Drive selectable by I2C.
- One 48MHz clock and 24\_48MHz clock via I2C.
- Three 14.318MHz reference clocks.
- Program 5-bit CPU VID (Voltage Identification) through I2C.
- Power management control to stop CPU, PCI, REF, 24\_48MHz, 48MHz and AGP clocks.
- Supports 2-wire I2C serial bus interface with readback.
- Single byte micro-step linear Frequency Programming via I2C with glitch free smooth switching.
- Built-in programmable watchdog timer.
- Spread Spectrum ±0.25% center, ±0.5% center, ±0.75% center, and 0 to -0.5% downspread.
- 50% duty cycle with low jitter.
- Available in 300 mil 48 Pin SSOP.

#### **BLOCK DIAGRAM**



#### PIN CONFIGURATION



Note: ^: Pull up v: Pull down #: Active low \*: Bi-directional up latched at power-up

#### POWER GROUP

VDD1: REF(0:1), REF F, XIN, XOUT

VDD2: 48MHz or 24 48MHz

VDD3: PCI(0:8), PCI9 E

VDD4: AGP(0:2)

VDD5: I2C, VID

VDDL1: CPUT0, CPUC0, CPUT CS, CPUC CS

VDDL2: PLL Core

#### **KEY SPECIFICATIONS**

CPU Cycle to Cycle jitter: 250ps.

PCI Cycle to Cycle jitter: 500ps.

PCI to PCI skew: 500ps.

CPU to CPU skew: 175ps.

AGP to AGP skew: 250ps.



### **PIN DESCRIPTIONS**

Name	Number	Туре	Description
VDD(1:5)	1,5,15,23,33,31	Р	Power Supplies. (See Power Group on page1)
VDDL1	48	Р	Power supply for CPUT0, CPUC0, CPUT_CS and CPUC_CS.
VDDL2	41	Р	Power supply for PLL CORE.
GND	2,8,12,19,32, 37,40,45,51	Р	Ground.
XIN	3	I	14.318MHz crystal input to be connected to one end of the crystal.
XOUT	4	0	14.318MHz crystal output.
PD#	42	I	PD is Asynchronous active low input used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped.
PCI_STOP/ WDRESET#	43	В	When input is Low, it will stop PCI(0:8) and PCI9_E. The enable of the watchdog timer masks the PCI_STOP action.
CPU_STOP	44	I	When input is Low, it will disable CPUT_CS and CPUC_CS.
AGP_STOP	52	1	When input is Low, it will stop AGP(0:2).
REF_STOP	53	I	When input is Low, it will disable REF(0:1), 24_48MHz and 48MHz except REF_F output.
PCI(0:8)	10,11,13,14, 16,17,18,20,21	0	PCI clocks with frequencies defined by Frequency Table. These pins will be LOW when PCI_STOP is LOW.
PCI9_E/SELPCI9_E	22	В	At power up, this pin is an input pin and will determine the operating frequency of PCI9_E output. After input sampling, this pin will generate PCI output clock. If SELPCI9_E=1, PCI9_E will arrive 2 ns earlier than other PCI clocks, if SELPCI9_E=0, PCI9_E will be normal PCI output like other PCI clock outputs.
PCI_F, REF_F	9,54	0	Free running PCI and REF clocks.
CPUT0	50	0	True clock of differential pair open drain CPU outputs.
CPUC0	49	0	Complementary clock of differential pair open drain CPU outputs.
CPUT_CS, CPUC_CS	47,46	0	Differential CPU clock outputs for the chipset. They are push-pull outputs. These outputs will be disabled when CPU_STOP is low.
AGP(0:2)	34,35,36	0	AGP clocks outputs defined as 2x PCI.
SDATA	39	В	Serial data input for serial interface port.
SCLK	38	I	Serial data input for Serial interface port.
REF0/FS0* REF1/FS1* PCI8/FS2* 48MHz/FS3* 24_48MHz/FS4*	56,55,21,6,7	В	At power up, these pins are input pins. After input sampling, these pins will generate output clocks. FS(0:3) have internal pull-up resistor while FS4 has internal pull-down resistor.
VIDENB	25	I	When input is Low, it will disable the output of VID(0:4) which allows CPU VID data directly sent to PWM. When High, it enables the override of the CPU VID data by writing Byte5 of I2C register. This pin has 120K internal pull up.
VID(0:4)	26,27,28,29,30	0	CPU voltage ID ouput
SEL24_48#	24	I	This pin will select 24MHz (when High) or 48MHz (when Low) for pin7.

## **POWER MANAGEMENT**

CPU_STOP	PCI_STOP	CPUT0	CPUC0	PCI	PCI_F	XTAL,VCO
1	1	Running	Running	Running	Running	Running
0	1	Stopped Low	Stopped Low	Running	Running	Running
1	0	Running	Running	Stopped Low	Running	Running

## FREQUENCY (MHz) SELECTION TABLE

FS4	FS3	FS2	FS1	FS0	CPU	AGP	PCI	Spread Spectrum
0	0	0	0	0	90.00	60.00	30.00	± 0.25%
0	0	0	0	1	100.00	66.67	33.33	± 0.25%
0	0	0	1	0	101.00	67.33	33.67	± 0.25%
0	0	0	1	1	102.00	68.00	34.00	± 0.25%
0	0	1	0	0	103.00	68.67	34.33	± 0.25%
0	0	1	0	1	105.00	70.00	35.00	± 0.25%
0	0	1	1	0	107.00	71.33	35.67	± 0.25%
0	0	1	1	1	110.00	73.33	36.67	± 0.25%
0	1	0	0	0	113.00	75.33	37.67	± 0.25%
0	1	0	0	1	115.00	76.67	38.33	± 0.25%
0	1	0	1	0	117.00	78.00	39.00	± 0.25%
0	1	0	1	1	120.00	80.00	40.00	± 0.25%
0	1	1	0	0	120.00	60.00	30.00	± 0.25%
0	1	1	0	1	125.00	62.50	31.25	± 0.25%
0	1	1	1	0	133.33	66.67	33.33	± 0.25%
0	1	1	1	1	135.00	67.50	33.75	± 0.25%
1	0	0	0	0	100.00	66.67	33.33	0 to -0.5%
1	0	0	0	1	100.00	66.67	33.33	± 0.5%
1	0	0	1	0	100.00	66.67	33.33	± 0.75%
1	0	0	1	1	136.00	68.00	34.00	± 0.25%
1	0	1	0	0	138.00	69.00	34.50	± 0.25%
1	0	1	0	1	140.00	70.00	35.00	± 0.25%
1	0	1	1	0	142.00	71.00	35.50	± 0.25%
1	0	1	1	1	145.00	72.50	36.25	± 0.25%
1	1	0	0	0	150.00	75.00	37.50	± 0.25%
1	1	0	0	1	155.00	77.50	38.75	± 0.25%
1	1	0	1	0	166.00	66.40	33.20	± 0.25%
1	1	0	1	1	180.00	72.00	36.00	± 0.25%
1	1	1	0	0	200.00	80.00	40.00	± 0.25%
1	1	1	0	1	133.33	66.67	33.33	0 to -0.5%
1	1	1	1	0	133.33	66.67	33.33	± 0.5%
1	1	1	1	1	133.33	66.67	33.33	± 0.75%

## FREQUENCY (MHz) SELECTION TABLE BY GROUP TIMING

Divider Ratio (CPU:AGP)	FS4	FS3	FS2	FS1	FS0	CPU	AGP	PCI	Spread Spectrum
	0	0	0	0	0	90.00	60.00	30.00	± 0.25%
	0	0	0	0	1	100.00	66.67	33.33	± 0.25%
	1	0	0	0	0	100.00	66.67	33.33	0 to -0.5%
	1	0	0	0	1	100.00	66.67	33.33	± 0.5%
	1	0	0	1	0	100.00	66.67	33.33	± 0.75%
	0	0	0	1	0	101.00	67.33	33.67	± 0.25%
	0	0	0	1	1	102.00	68.00	34.00	± 0.25%
A ( 1.5 : 1 )	0	0	1	0	0	103.00	68.67	34.33	± 0.25%
	0	0	1	0	1	105.00	70.00	35.00	± 0.25%
	0	0	1	1	0	107.00	71.33	35.67	± 0.25%
	0	0	1	1	1	110.00	73.33	36.67	± 0.25%
	0	1	0	0	0	113.00	75.33	37.67	± 0.25%
	0	1	0	0	1	115.00	76.67	38.33	± 0.25%
	0	1	0	1	0	117.00	78.00	39.00	± 0.25%
	0	1	0	1	1	120.00	80.00	40.00	± 0.25%
	0	1	1	0	0	120.00	60.00	30.00	± 0.25%
	0	1	1	0	1	125.00	62.50	31.25	± 0.25%
	0	1	1	1	0	133.33	66.67	33.33	± 0.25%
	1	1	1	0	1	133.33	66.67	33.33	0 to -0.5%
	1	1	1	1	0	133.33	66.67	33.33	± 0.5%
	1	1	1	1	1	133.33	66.67	33.33	± 0.75%
B (2:1)	0	1	1	1	1	135.00	67.50	33.75	± 0.25%
B(2.1)	1	0	0	1	1	136.00	68.00	34.00	± 0.25%
	1	0	1	0	0	138.00	69.00	34.50	± 0.25%
	1	0	1	0	1	140.00	70.00	35.00	± 0.25%
	1	0	1	1	0	142.00	71.00	35.50	± 0.25%
	1	0	1	1	1	145.00	72.50	36.25	± 0.25%
	1	1	0	0	0	150.00	75.00	37.50	± 0.25%
	1	1	0	0	1	155.00	77.50	38.75	± 0.25%
	1	1	0	1	0	166.00	66.40	33.20	± 0.25%
C (2.5:1)	1	1	0	1	1	180.00	72.00	36.00	± 0.25%
	1	1	1	0	0	200.00	80.00	40.00	± 0.25%



### **12C BUS CONFIGURATION SETTING**

Address Assissment	A6	A5	A4	А3	A2	A1	A0	R/W
Address Assignment	1	1	0	1	0	0	1	_
Slave Receiver/Transmitter	Provide	es both s	lave write	and readb	ack function	onality		
Data Transfer Rate	Standa	ard mode	at 100kbi	ts/s				
Serial Bits Reading	Byte 0 Byte 1	The serial bits will be read or sent by the clock driver in the following order  Byte 0 Bits 7, 6, 5, 4, 3, 2, 1, 0  Byte 1 Bits 7, 6, 5, 4, 3, 2, 1, 0  -  Byte N Bits 7, 6, 5, 4, 3, 2, 1, 0						
Data Protocol	This serial protocol is designed to allow both blocks write and read from the controller. The bytes must be accessed in sequential order from lowest to highest byte. Each byte transferred must be followed by 1 acknowledge bit. A byte transferred without acknowledged bit will terminate the transfer. The write or read block both begins with the master sending a slave address and a write condition (0xD2) or a read condition (0xD3).  Following the acknowledge of this address byte, in Write Mode: the Command Byte and Byte Count Byte must be sent by the master but ignored by the slave, in Read Mode: the Byte Count Byte will be read by the master then all other Data Byte.							

### **12C CONTROL REGISTERS**

### 1. BYTE 0: Functional and Frequency Select Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	6	0	FS3 ( see Frequency selection Table )
Bit 6	21	0	FS2 ( see Frequency selection Table )
Bit 5	55	0	FS1 ( see Frequency selection Table )
Bit 4	56	0	FS0 ( see Frequency selection Table )
Bit 3	-	0	Frequency selection control bit 1=Via I2C, 0=Via External jumper
Bit 2	7	0	FS4 ( see Frequency selection Table )
Bit 1	-	1	0 = OFF, 1 = Spread Spectrum Enable
Bit 0	-	0	0 = Normal, 1 = Tristate Mode for all outputs



## 2. BYTE 1: CPU Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7:6	-	Х	Inverted power up latched FS2:FS1 or VID2:VID1 (Read only, selectable by Byte9.bit2) / Fall-back Frequency for FS2:FS1 (Write only)
Bit 5	-	1	1 = Normal, 0 = PCI Drive Enhanced 25%
Bit 4	-	Х	Inverted power up latched FS0 or VID0 (Read only, selectable by Byte9.bit2) / Fall-back Frequency for FS0 (Write only)
Bit 3	47,46	1	CPUT_CS, CPUC_CS ( Active/Inactive )
Bit 2	50,49	1	CPUT0, CPUC0 ( Active/Inactive )
Bit 1	22	1	PCI9_E ( Active/Inactive )
Bit 0	21	1	PCI8 ( Active/Inactive )

### 3. BYTE 2: PCI Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	20	1	PCI7 ( Active/Inactive )
Bit 6	18	1	PCI6 ( Active/Inactive )
Bit 5	17	1	PCI5 ( Active/Inactive )
Bit 4	16	1	PCI4 ( Active/Inactive )
Bit 3	14	1	PCI3 ( Active/Inactive )
Bit 2	13	1	PCI2 ( Active/Inactive )
Bit 1	11	1	PCI1 ( Active/Inactive )
Bit 0	10	1	PCI0 ( Active/Inactive )

### 4. BYTE 3: AGP Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	Х	Inverted power up latched FS3 or VID3 (Read only, selectable by Byte9.bit2) / Fall-back Frequency for FS3 (Write only)
Bit 6	7	1	Reserved
Bit 5	6	1	48MHz ( Active/Inactive )
Bit 4	7	1	24_48MHz ( Active/Inactive )
Bit 3	9	1	PCI_F ( Active/Inactive )
Bit 2	36	1	AGP2 ( Active/Inactive )
Bit 1	35	1	AGP1 ( Active/Inactive )
Bit 0	34	1	AGP0 ( Active/Inactive )



## **5. BYTE 4: Linear Programming Register** (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	0	Linear programming sign bit ( $0$ is $+$ , $1$ is $-$ )
Bit 6	-	0	Linear programming magnitude bit 6 (MSB)
Bit 5	-	0	Linear programming magnitude bit 5
Bit 4	-	0	Linear programming magnitude bit 4
Bit 3	-	0	Linear programming magnitude bit 3
Bit 2	-	0	Linear programming magnitude bit 2
Bit 1	-	0	Linear programming magnitude bit 1
Bit 0	-	0	Linear programming magnitude bit 0 (LSB)

### 6. BYTE 5: Peripheral Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	Х	Inverted power up latched FS4 or VID4 (Read only, selectable by Byte9.bit2) / Fall-back Frequency for FS4 (Write only)
Bit 6	-	1	Reserved ( Active/Inactive )
Bit 5	30	1	VID4
Bit 4	29	1	VID3
Bit 3	54	1	REF_F ( Active/Inactive )
Bit 2	28	1	VID2
Bit 1	27	1	VID1
Bit 0	26	1	VID0

### 7. BYTE 6: Reserved Register (For external DDR buffer)

Bit	Pin#	Default	Description
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved



## 8. BYTE 7: Reserved Register (For external DDR buffer)

Bit	Pin#	Default	Description
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

### 9. BYTE 8: Watchdog Timer / Revision ID and Vendor ID Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description				
Bit 7	-	0	Watchdog Timer Enable Bit. 1=Enable, 0=Disable				
Bit 6	-	0	Revision ID Bit 2*				
Bit 5	-	0	Watchdog Time Interval Bit 5 (MSB)	Revision ID Bit 1*			
Bit 4	-	0	Watchdog Time Interval Bit 4	Revision ID Bit 0*			
Bit 3	-	0	Watchdog Time Interval Bit 3	Vendor ID Bit 3*			
Bit 2	-	0	Watchdog Time Interval Bit 2	Vendor ID Bit 2*			
Bit 1	-	1	Watchdog Time Interval Bit 1	Vendor ID Bit 1*			
Bit 0	-	1	Watchdog Time Interval Bit 0 (LSB)	Vendor ID Bit 0*			

Note: \*: Default value at power-up. Don t write into this register, writing into this register can cause malfunction.

### PROGRAMMING OF CPU FREQUENCY

To simplify traditional loop counter setting, the PLL205-04 device incorporates SMART-BYTE technology with a single byte programming via I2C to better optimize clock jitter and spread spectrum performance. Detail of PLL205-04's dual mode frequency programming method is described below:

### 1. ROM-table Frequency Programming:

The pre-defined 32 frequencies found in Frequency table can be accessed either through 5 external jumpers or by setting internal I2C register in BYTE0.

### 2. Fine-step Linear Frequency Programming:

CPU Frequency can be programmed via I2C in fine and linear positive or negative stepping around current selected CPU frequency in Frequency table. The highest step is either +127 or -127. Other bus frequencies will be changed proportionally with the rate that CPU frequency change. The formula is as follow:

$$F_{CPU} = F_{CPU-ROM-table} \pm \alpha (=0.30, 0.22 \text{ or } 0.18)* M$$

Where:

- 1. M is magnitude factor defined in I2C Byte4.bit (0:6)
- 2.  $\pm$  (sign bit) of M is defined in I2C Byte4.bit 7
- 3.  $\alpha$  is a constant but related to CPU's three Timing groups definition  $\alpha$  = 0.30 (for Group A),  $\alpha$  = 0.22 (for Group B) or  $\alpha$  = 0.18 (for Group C)

### FREQUENCY PROGRAMMING EXAMPLE:

### 1. Procedures to program target CPU frequency to 122.0 Mhz in Group B timing:

- A. Locate the closest CPU frequency from Frequency from Frequency-ROM table: 120.0
- B.  $\alpha = 0.22$  for Group B
- C. Solve M (Linear Magnitude factor) in integer:

$$M = (F_{CPU} - F_{CPU-ROMTABLE}) / \alpha$$
  
= (122 - 120) / 0.22  
= 9


### D. Program I2C register:

7	6		5	4	3	2	1	0	
1	1		0	0	1	0	0	0	Setting of I2C.BYTE0
FS	3 F	S2	FS1	FS0	CTR	FS4			
7	6		5	4	3	2	1	0	
0	(	)	0	0	1	0	0	1	Setting of M = +9 in I2C.BYTE4
Sig	gn M	6	M5	M4	М3	M2	M1	M0	

$$F_{CPU}$$
 = 120.0 + (0.22) \* 9 = 121.98 (% of frequency increased = 0.016%)  $F_{AGP}$  = 60.0 \* (1 + 0.016%) = 60.01  $F_{PCL}$  = 30.0 \* (1 + 0.016%) = 30.00



### WDT OPERATIONAL FLOW CHART



### **ELECTRICAL SPECIFICATIONS**

### 1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	$V_{DD}$	V <sub>SS</sub> -0.5	7	٧
Input Voltage, dc	Vı	Vss-0.5	V <sub>DD</sub> +0.5	V
Output Voltage, dc	Vo	Vss-0.5	V <sub>DD</sub> +0.5	V
Storage Temperature	T <sub>S</sub>	-65	150	°C
Ambient Operating Temperature	TA	0	70	°C
Junction Temperature	TJ		115	°C
ESD Voltage			2	KV

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

### 2. DC/AC Electrical Specifications

PARAMETERS	SYMBOL	CONDITIONS		TYP.	MAX.	UNITS	
Input High Voltage	V <sub>IH</sub>	All Inputs except XIN	2		V <sub>DD</sub> +0.3	V	
Input Low Voltage	VIL	All inputs except XIN	V <sub>SS</sub> -0.3		0.8	V	
Input High Current	Іін	V <sub>IN</sub> = V <sub>DD</sub>			5	uA	
Input Low Current	I <sub>IL1</sub>	V <sub>IN</sub> =0 with no pull-up resistor	-5				
Input Low Current	I <sub>IL2</sub>	V <sub>IN</sub> =0 with pull-up resistor	-200			uA	
	I <sub>DD</sub>	C <sub>L</sub> =0 pF@66MHz, 3.3V±5%			180	m A	
Cupply Current	I <sub>DDL</sub>	C <sub>L</sub> =0 pF@133MHz, 3.3V±5%			100		
Supply Current	I <sub>DD</sub>	C <sub>L</sub> =0 pF@66MHz, 2.5V±5%			72	IIIA	
	I <sub>DDL</sub>	C <sub>L</sub> =0 pF@133MHz, 2.5V±5%	F@133MHz, 2.5V±5%		100		
Transition Time	T <sub>trans</sub>	To 1st crossing of target Freq.			3	ms	
Pull-up resistor	R <sub>Pu</sub>	Pin 6,21,35,36,44,45,47,48		120		kohm	
Pull-down resistor	R <sub>dw</sub>	Pin 7		120		kohm	
Input frequency	Fı	V <sub>DD</sub> = 3.3V	12	14.318	16	MHz	
Input Canacitance	Cin	Logic Inputs			5	pF	
Input Capacitance	CINX	XIN & XOUT pins	27	28	45	pF	




## 2. DC/AC Electrical Specifications (continued)


Unless otherwise stated, all power supplies =  $3.3V\pm5\%$ , and ambient temperature range  $T_A$ =  $0^{\circ}C$  to  $70^{\circ}C$ 

PARAMETERS	SYMBOL	OUTPUTS	CONDITIONS	MIN.	TYP.	MAX.	UNITS	
		CPU	Measured @ 0.4V ~ 2.0V, C <sub>L</sub> =10-20pf, 2.5V±5%			1.6	ns	
Output Rise time	Tor	REF, 48MHz, 24MHz	Measured @ $0.4V \sim 2.4V$ , $C_L=10-20pf$			4		
		PCI_F, PCI, AGP, APIC	Measured @ $0.4V \sim 2.4V$ , $C_L=10-30pf$			2		
		CPU	Measured @ $2.0 \sim 0.4V$ , $C_L=10-20pf$ , $2.5V\pm5\%$	1.		1.6		
Output Fall time	T <sub>OF</sub>	REF, 48MHz, 24MHz	Measured @ $2.4V \sim 0.4V$ , $C_L=10-20pf$			4	ns	
		PCI_F, PCI, AGP, APIC	Measured @ 2.4V $\sim$ 0.4V, $C_L$ =10-30pf			2		
Duty Cycle	DT	CPU,APIC,REF, 48MHz,24MHz	Measured @ 1.5V C <sub>L</sub> =20pf	45	50	55	%	
Duty Cycle		PCI, AGP	Measured @ 1.5V, C <sub>L</sub> =20~30pf	40		55		
	Tskew	CPU	Rising edge @ 1.25V, C <sub>L</sub> =20pf			175	ps	
Clock Skew		PCI	Rising edge @ 1.5V, C <sub>L</sub> =30pf			500		
		AGP	Rising edge @ 1.5V, C <sub>L</sub> =30pf			250		
Jitter(Cycle to Cycle)		CPU	Measured @ 1.25V			250		
Jiller (Cycle to Cycle)	J <sub>cyc-cyc</sub>	PCI, AGP	Measured @ 1.5V			500	ps	
Frequency Stabilization Time	Тғят	CPU,PCI_F,PCI, APIC,AGP,REF, 48MHz,24MHz	Assumes full supply voltage reached within 1ms from power-up. Short cycle exist prior to frequency stabilization.			3	ms	
		CPU	V <sub>DD</sub> =3.3V(2.5V)±5%		20			
AC output impedance	$Z_0$	PCI,AGP	V <sub>DD</sub> =3.3V±5%		30		ohm	
		REF,48MHz,24MHz V <sub>DD</sub> =3.3V±5%			40			

### **PACKAGE INFORMATION**



#### ORDERING INFORMATION



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.