



FEATURES

- Generates all clock frequencies for PentiumII/III system processor.
- Support 3 CPU clocks, 3 AGP and 9 PCI.
- Enhanced PCI Output Drive selectable by I2C.
- One 48MHz clock (or 24_48MHz clock via I2C).
- Three 2.5V APIC and two 14.318MHz ref. clocks.
- Program 5-bit CPU VID (Voltage Identification) through I2C.
- Power management control to stop CPU, PCI, AGP, and APIC clocks.
- Supports 2-wire I2C serial bus interface with readback.
- Single byte micro-step linear Frequency Programming via I2C with glitch free smooth switching.
- Built-in programmable watchdog timer.
- Spread Spectrum ±0.25% center, ±0.5% center, ±0.75% center, and 0 to -0.5% downspread.
- 50% duty cycle with low jitter.
- Available in 300 mil 56 pin SSOP.

BLOCK DIAGRAM



PIN CONFIGURATION



Note: ^: Pull up #: Active low

POWER GROUP

VDD1: REF(0:1), XIN, XOUT, PLL CORE

VDD2: 48MHz or 24 48MHz

VDD3: PCI(0:7), PCI_F

VDD4: AGP(0:2)

VDD5: I2C, VID

VDDL1: APIC(0:2)

VDDL2: CPU(0:2)

KEY SPECIFICATIONS

CPU Cycle to Cycle jitter: 250ps.

• PCI Cycle to Cycle jitter: 500ps.

PCI to PCI skew: 500ps.

CPU to CPU skew 175ps.

CPU to PCI skew (CPU lead): typical 2ns.

AGP to AGP skew: 250ps.

^{*:} Bi-directional up latched at power-up



PIN DESCRIPTIONS

Name	Number	Туре	Description
VDD1	1	Р	Power supply for REF(0:1), crystal oscillator and PLL core.
VDD2	5	Р	Power supply for 48MHz or 24_48MHz.
VDD3	15,24	Р	Power supply for PCI(0:7), PCI_F.
VDD4	39	Р	Power supply for AGP(0:2).
VDD5	31	Р	Power supply for SDATA, SCLK, VID[0:4] and internal I2C Latches.
VDDL1	54	Р	Power supply for APIC(0:2) (2.5V).
VDDL2	45,49	Р	Power supply for CPU(0:2) (2.5V).
GND	2,8,12,19,32,33, 38,44,48,51	Р	Ground.
XIN	3	1	14.318MHz crystal input to be connected to one end of the crystal.
XOUT	4	0	14.318MHz crystal output.
PD#	40	ı	PD is Asynchronous active low input used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped.
PCI_STOP/ WDRESET#	41	I	When input is LOW, PCI_STOP will stop PCI(0:7) except PCI_F. The enable of the watchdog timer masks the PCI_STOP action.
CPU_STOP	42	В	When input is LOW, CPU_STOP will stop CPU(0:2).
PCI_F, PCI(0:7)	9,10,11,13,14, 16,17,18,20	0	PCI clocks with frequencies defined by Frequency Table. These pins except PCI_F will be LOW when PCI_STOP is LOW.
CPU(0:2)	47,46,43	0	CPU clocks with frequencies defined by Frequency Table. These pins are LOW when CPU_STOP is LOW.
AGP(0:2)	23,34,35	0	AGP clocks outputs defined as 2x PCI.
SDATA	37	В	Corial data input for parial interface part
SCLK	36	-	Serial data input for serial interface port.
VIDENB	25	I	When input is Low, it will disable the output of VID(0:4) which allows CPU VID data directly sent to PWM. When High, it enables the override of the CPU VID data by writing Byte5 of I2C register. This pin has 120K internal pull up.
VID(0:4)	26,27,28,29,30	0	CPU voltage ID ouput
REF1/FS4* 48MHz/FS3* 24_48MHz/FS2*	55,6,7	В	At power up, these pins are input pins and will determine the CPU clock frequency. After input sampling, these pins will generate output clocks. They all have internal pull up.
FS1,FS0	21,22	I	At power up, these pins will determine the CPU clock frequency.
APIC(0:2)	53,52,50	0	2.5V APIC clock output running synchronous with PCI/2 clock output. It is controlled by I2C byte 5 and byte 1.
REF0	56	0	3.3V 14.318MHz clock output.



POWER MANAGEMENT

CPU_STOP	PCI_SOTP	CPU(0:1)	PCI	PCI_F	XTAL,VCO
1	1	Running	Running	Running	Running
0	1	Low	Running	Running	Running
1	0	Running	Low	Running	Running

FREQUENCY (MHz) SELECTION TABLE

FS4	FS3	FS2	FS1	FS0	CPU	AGP	PCI	APIC	Spread Spectrum
0	0	0	0	0	200.0	80.0	40.0	20.0	± 0.25%
0	0	0	0	1	190.0	76.0	38.0	19.0	± 0.25%
0	0	0	1	0	180.0	72.0	36.0	18.0	± 0.25%
0	0	0	1	1	170.0	68.0	34.0	17.0	± 0.25%
0	0	1	0	0	166.0	66.4	33.2	16.6	± 0.25%
0	0	1	0	1	160.0	64.0	32.0	13.0	± 0.25%
0	0	1	1	0	150.0	75.0	37.5	18.7	± 0.25%
0	0	1	1	1	145.0	72.5	36.2	18.1	± 0.25%
0	1	0	0	0	140.0	70.0	35.0	17.5	± 0.25%
0	1	0	0	1	136.0	68.0	34.0	17.0	± 0.25%
0	1	0	1	0	130.0	65.0	32.5	16.2	± 0.25%
0	1	0	1	1	124.0	62.0	31.0	15.5	± 0.25%
0	1	1	0	0	66.8	66.8	33.4	16.7	± 0.75%
0	1	1	0	1	100.2	66.8	33.4	16.7	± 0.75%
0	1	1	1	0	118.0	78.6	39.3	19.6	± 0.25%
0	1	1	1	1	133.4	66.7	33.3	16.6	± 0.75%
1	0	0	0	0	66.8	66.8	33.4	16.7	± 0.25%
1	0	0	0	1	100.2	66.8	33.4	16.7	± 0.25%
1	0	0	1	0	115.0	76.6	38.3	19.1	± 0.25%
1	0	0	1	1	133.4	66.7	33.3	16.6	± 0.25%
1	0	1	0	0	66.8	66.8	33.4	16.7	± 0.5%
1	0	1	0	1	100.2	66.8	33.4	16.7	± 0.5%
1	0	1	1	0	110.0	73.3	36.6	18.3	± 0.25%
1	0	1	1	1	133.4	66.7	33.3	16.6	± 0.5%
1	1	0	0	0	105.0	70.0	35.0	17.5	± 0.25%
1	1	0	0	1	90.0	60.0	30.0	15.0	± 0.25%
1	1	0	1	0	85.0	56.6	28.3	14.1	± 0.25%
1	1	0	1	1	78.0	78.0	39.0	19.5	± 0.25%
1	1	1	0	0	66.6	66.6	33.3	16.6	0 to- 0.5%
1	1	1	0	1	100.0	66.6	33.3	16.6	0 to- 0.5%
1	1	1	1	0	75.0	75.0	37.5	18.7	± 0.25%
1	1	1	1	1	133.3	66.6	33.3	16.6	0 to- 0.5%



FREQUENCY (MHz) SELECTION TABLE BY GROUP TIMING

Divider Ratio (CPU:AGP)	FS4	FS3	FS2	FS1	FS0	CPU	AGP	PCI	APIC	Spread Spectrum
	1	1	1	0	0	66.6	66.6	33.3	16.6	0 to- 0.5%
	0	1	1	0	0	66.8	66.8	33.4	16.7	± 0.75%
Α	1	0	0	0	0	66.8	66.8	33.4	16.7	± 0.25%
(1 : 1)	1	0	1	0	0	66.8	66.8	33.4	16.7	± 0.5%
	1	1	1	1	0	75.0	75.0	37.5	18.7	± 0.25%
	1	1	0	1	1	78.0	78.0	39.0	19.5	± 0.25%
	1	1	0	1	0	85.0	56.6	28.3	14.1	± 0.25%
	1	1	0	0	1	90.0	60.0	30.0	15.0	± 0.25%
	1	1	1	0	1	100.0	66.6	33.3	16.6	0 to- 0.5%
	0	1	1	0	1	100.2	66.8	33.4	16.7	± 0.75%
В	1	0	0	0	1	100.2	66.8	33.4	16.7	± 0.25%
(1.5 : 1)	1	0	1	0	1	100.2	66.8	33.4	16.7	± 0.5%
	1	1	0	0	0	105.0	70.0	35.0	17.5	± 0.25%
	1	0	1	1	0	110.0	73.3	36.6	18.3	± 0.25%
	1	0	0	1	0	115.0	76.6	38.3	19.1	± 0.25%
	0	1	1	1	0	118.0	78.6	39.3	19.6	± 0.25%
	0	1	0	1	1	124.0	62.0	31.0	15.5	± 0.25%
	0	1	0	1	0	130.0	65.0	32.5	16.2	± 0.25%
	1	1	1	1	1	133.3	66.6	33.3	16.6	0 to- 0.5%
	0	1	1	1	1	133.4	66.7	33.3	16.6	± 0.75%
С	1	0	0	1	1	133.4	66.7	33.3	16.6	± 0.25%
(2:1)	1	0	1	1	1	133.4	66.7	33.3	16.6	± 0.5%
	0	1	0	0	1	136.0	68.0	34.0	17.0	± 0.25%
	0	1	0	0	0	140.0	70.0	35.0	17.5	± 0.25%
	0	0	1	1	1	145.0	72.5	36.2	18.1	± 0.25%
	0	0	1	1	0	150.0	75.0	37.5	18.7	± 0.25%
	0	0	1	0	1	160.0	64.0	32.0	13.0	± 0.25%
	0	0	1	0	0	166.0	66.4	33.2	16.6	± 0.25%
D	0	0	0	1	1	170.0	68.0	34.0	17.0	± 0.25%
(2.5 : 1)	0	0	0	1	0	180.0	72.0	36.0	18.0	± 0.25%
	0	0	0	0	1	190.0	76.0	38.0	19.0	± 0.25%
	0	0	0	0	0	200.0	80.0	40.0	20.0	± 0.25%



12C BUS CONFIGURATION SETTING

Address Assignment	A6	A5	A4	А3	A2	A1	A0	R/W
Address Assignment	1	1	0	1	0	0	1	_
Slave Receiver/Transmitter	Provid	es both s	lave write	and readb	ack function	onality		
Data Transfer Rate	Standa	ard mode	at 100kbi	ts/s				
Serial Bits Reading	Byte 0 Byte 1	The serial bits will be read or sent by the clock driver in the following order Byte 0 Bits 7, 6, 5, 4, 3, 2, 1, 0 Byte 1 Bits 7, 6, 5, 4, 3, 2, 1, 0 - Byte N Bits 7, 6, 5, 4, 3, 2, 1, 0						
Data Protocol	This serial protocol is designed to allow both blocks write and read from the controller. The bytes must be accessed in sequential order from lowest to highest byte. Each byte transferred must be followed by 1 acknowledge bit. A byte transferred without acknowledged bit will terminate the transfer. The write or read block both begins with the master sending a slave address and a write condition (0xD2) or a read condition (0xD3). Following the acknowledge of this address byte, in Write Mode: the Command Byte and Byte Count Byte must be sent by the master but ignored by the slave, in Read Mode: the Byte Count Byte will be read by the master then all other Data Byte.							

12C CONTROL REGISTERS

1. BYTE 0: Functional and Frequency Select Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	6	0	FS3 (see Frequency selection Table)
Bit 6	7	0	FS2 (see Frequency selection Table)
Bit 5	21	0	FS1 (see Frequency selection Table)
Bit 4	22	0	FS0 (see Frequency selection Table)
Bit 3	-	0	Frequency selection control bit 1=Via I2C, 0=Via External jumper
Bit 2	55	0	FS4 (see Frequency selection Table)
Bit 1	-	1	0 = OFF, 1 = Spread Spectrum Enable
Bit 0	-	0	0 = Normal, 1 = Tristate Mode for all outputs



2. BYTE 1: CPU Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7:6	-	Х	Inverted power up latched FS2:FS1 or VID2:VID1 (Read only, selectable by Byte9.bit2) / Fall-back Frequency for FS2:FS1 (Write only)
Bit 5	-	1	1 = Normal, 0 = PCI Drive Enhanced 25%
Bit 4	-	Х	Inverted power up latched FS0 or VID0 (Read only, selectable by Byte9.bit2) / Fall-back Frequency for FS0 (Write only)
Bit 3	43	1	CPU2 (Active/Inactive)
Bit 2	46	1	CPU1 (Active/Inactive)
Bit 1	47	1	CPU0 (Active/Inactive)
Bit 0	50	1	APIC2 (Active/Inactive)

3. BYTE 2: PCI Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	20	1	PCI7 (Active/Inactive)
Bit 6	18	1	PCI6 (Active/Inactive)
Bit 5	17	1	PCI5 (Active/Inactive)
Bit 4	16	1	PCI4 (Active/Inactive)
Bit 3	14	1	PCI3 (Active/Inactive)
Bit 2	13	1	PCI2 (Active/Inactive)
Bit 1	11	1	PCI1 (Active/Inactive)
Bit 0	10	1	PCI0 (Active/Inactive)

4. BYTE 3: AGP Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	Х	Inverted power up latched FS3 or VID3 (Read only, selectable by Byte9.bit2) / Fall-back Frequency for FS3 (Write only)
Bit 6	7	0	24_48Mhz selection, 0=24MHz, 1=48MHz
Bit 5	6	1	48MHz (Active/Inactive)
Bit 4	7	1	24_48MHz (Active/Inactive)
Bit 3	9	1	PCI_F (Active/Inactive)
Bit 2	35	1	AGP2 (Active/Inactive)
Bit 1	34	1	AGP1 (Active/Inactive)
Bit 0	23	1	AGP0 (Active/Inactive)



5. BYTE 4: Linear Programming Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	0	Linear programming sign bit (0 is $+$, 1 is $-$)
Bit 6	-	0	Linear programming magnitude bit 6 (MSB)
Bit 5	-	0	Linear programming magnitude bit 5
Bit 4	-	0	Linear programming magnitude bit 4
Bit 3	-	0	Linear programming magnitude bit 3
Bit 2	-	0	Linear programming magnitude bit 2
Bit 1	-	0	Linear programming magnitude bit 1
Bit 0	-	0	Linear programming magnitude bit 0 (LSB)

6. BYTE 5: VID Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	Х	Inverted power up latched FS4 or VID4 (Read only, selectable by Byte9.bit2) / Fall-back Frequency for FS4 (Write only)
Bit 6	30	1	VID4
Bit 5	52	1	APIC1
Bit 4	53	1	APIC0
Bit 3	29	1	VID3
Bit 2	28	1	VID2
Bit 1	27	1	VID1
Bit 0	26	1	VID0

7. BYTE 6: Reserved Register (For external DDR buffer)

Bit	Pin#	Default	Description
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved



8. BYTE 7: Reserved Register (For external DDR buffer)

Bit	Pin#	Default	Description
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

9. BYTE 8: Watchdog Timer / Revision ID and Vendor ID Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description				
Bit 7	-	0	Watchdog Timer Enable Bit. 1=Enable, 0=Dis	able			
Bit 6	-	0	VID Enable, 1= Enable, 0= Disable				
Bit 5	-	0	Watchdog Time Interval Bit 5 (MSB)	Revision ID Bit 1*			
Bit 4	-	0	Watchdog Time Interval Bit 4	Revision ID Bit 0*			
Bit 3	-	0	Watchdog Time Interval Bit 3	Vendor ID Bit 3*			
Bit 2	-	0	Watchdog Time Interval Bit 2	Vendor ID Bit 2*			
Bit 1	-	1	Watchdog Time Interval Bit 1	Vendor ID Bit 1*			
Bit 0	-	1	Watchdog Time Interval Bit 0 (LSB)	Vendor ID Bit 0*			

Note: *: Default value at power-up. Don t write into this register, writing into this register can cause malfunction.


9. BYTE 9: Reserved (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	1*	Reserved
Bit 6	-	1*	Reserved
Bit 5	-	1*	Reserved
Bit 4	-	1*	Reserved
Bit 3	-	1*	Reserved
Bit 2	-	1	Select power-up latched input value 1= Frequency Select, 0= VID
Bit 1	-	1	WDT Status Bit 1 (Read Only)
Bit 0	-	1	WDT Status Bit 0 (Read Only)

Note: *: Default value at power-up. Don t write into this register, writing into this register can cause malfunction.



APPLICATION DIAGRAM FOR VID OUTPUTS



FUNCTIONAL DESCRIPTION

Introduction

The PLL202-54 provides five VID(0:4) output pins that permit the chip to override the CPU VID data sent to the PWM after start-up. In order to reset to default CPU conditions, the chip also offers a VIDENB (VID enable) pin. The user configurable values of the VID(0:4) bits are buffered in the PLL202-54 using I2C. Moreover, the VID enable can also be controlled through I2C (see application diagram).

Upon power-up, the default CPU VID bits are sent to PWM

As depicted in the application diagram, the VID(0:4) output pins are enabled and disabled by an AND-gate controlled by the VIDENB input pin and the ENB-bit of the internal I2C VID-byte. The VIDENB input pin has an internal pull-up of $120k\Omega$, resulting in a default high value, unless overridden by the external circuitry. On the contrary, upon power-up, the ENB-bit is defaulted to 0 . As a result, the AND-gate goes to low and the output buffers are disabled, setting them to high impedance. This permits the CPU default VID bits to be sent to the PWM. Meanwhile, and at any time after power-up, the user can use I2C to write and modify the internal VID-byte.

Enabling the override of the CPU VID data by the PLL202-54

Once the internal VID-bits have been written in with I2C, the user can enable the output buffers by writing a 1 in the ENB-bit. This will set the AND-gate to high and enable the output buffers. Depending on the internal VID-bit values, this will either result in a very low impedance between the output pin and GND (VIDn = 0) or a very low



impedance between the output pin and VDD (VIDn = 1). In any case, in comparison with this very small impedance, the external $10k\Omega$ resistor will be seen as a high impedance, thus permitting the PLL202-54 outputs to override the VID-bits set by the CPU. Clearly, this can only take place if the VIDENB input pin is also set to high, so that the AND-gate can go to high .

Disabling the VID override and resetting to the original CPU VID

In order to reset to the default CPU VID conditions, the user is offered two possibilities at anytime. Through I2C, the user may write a 0 to the internal ENB-bit. This will simply disable the output buffers. The high impedance of the output buffers will allow the CPU VID bits to pass through the $10k\Omega$ resistor and reset the PWM to the default CPU VID values.

Additionally, the user is also offered the possibility to directly change the VIDENB input to low, instead of going through I2C. This will also set the AND-gate to low and disable the output buffers, bringing about the same results.



PROGRAMMING OF CPU FREQUENCY

To simplify traditional loop counter setting, the PLL202-54 device incorporates SMART-BYTE technology with a single byte programming via I2C to better optimize clock jitter and spread spectrum performance. Detail of PLL202-54's dual mode frequency programming method is described below:

1. ROM-table Frequency Programming:

The pre-defined 32 frequencies found in Frequency table can be accessed either through 5 external jumpers or by setting internal I2C register in BYTE0.

2. Fine-step Linear Frequency Programming:

CPU Frequency can be programmed via I2C in fine and linear positive or negative stepping around current selected CPU frequency in Frequency table. The highest step is either +127 or -127. Other bus frequencies will be changed proportionally with the rate that CPU frequency change. The formula is as follow:

$$F_{CPU} = F_{CPU-ROM-table} \pm \alpha (=0.22, 0.15 \text{ or } 0.11)* M$$

Where:

- 1. M is magnitude factor defined in I2C Byte4.bit (0:6)
- 2. \pm (sign bit) of M is defined in I2C Byte4.bit 7
- 3. α is a constant but related to CPU's three Timing groups definition α = 0.11 (for Group A), α = 0.15 (for Group B, C) or α = 0.22 (for Group D)

FREQUENCY PROGRAMMING EXAMPLE:

1. Procedures to program target CPU frequency to 122.0 Mhz in Group B timing:

- A. Locate the closest CPU frequency from Frequency from Frequency-ROM table: 118.0
- B. $\alpha = 0.15$ for Group B
- C. Solve M (Linear Magnitude factor) in integer:

$$M = (F_{CPU} - F_{CPU-ROMTABLE}) / \alpha$$

= $(122 - 118) / 0.15$
= 27

D. Program I2C register:

	7	6	5	4	3	2	1	0	
	1	1	1	0	1	0	0	0	Setting of I2C.BYTE0
F	S3	FS2	FS1	FS0	CTR	FS4			
	7	6	5	4	3	2	1	0	
	0	0	0	1	1	0	1	1	Setting of $M = +27$ in I2C.BYTE4
(Sign	M6	M5	M4	М3	M2	M1	М0	

$$F_{CPU}$$
 = 118.0 + (0.15) * 27 = 122.05 (% of frequency increased = 0.04%) F_{AGP} = 78.6 * (1 + 0.04%) = 78.63 F_{PCI} = 39.3 * (1 + 0.04%) = 39.32



BUILT-IN WATCHDOG TIMER (WDT)

Watchdog timer is used to perform safe recovery if frequency switching causes system to enter into Hang-up state within a reasonable period of time (or Watchdog time interval). The watchdog time interval can be programmed between 0 and 63 seconds with increment of 1 second by setting the value of I2C.Byte8.Bit(5:0). Once Enabled, WDT has to be disabled within a period that is shorter than the programmed watchdog interval; otherwise WDT will generate a 500ms low watchdog reset pulse to provoke a system reset. After system restarts, the PLL202-54 will start from predefined Fall-back Frequency (the value of I2C Byte1.Bit(4,6,7), Byte3.Bit7, Byte5.Bit7). If system for any reason fails again at Fall-back Frequency, the internal hardware will then generate a watchdog reset to restart the system from the value of external hardware jumper setting to ensure a safe recovery.

Example usage:

- 1. System power-up at CPU= 66.8MHz (Group A) where external jumpers are used.
- 2A. Switch to target CPU=100.2MHz frequency (Group B) with following I2C register setting:

7	6	5	4	3	2	1	0	
1	1	0	1	1	0	0	0	FSEL Setting in I2C.BYTE0
FS3	FS2	FS1	FS0	CTR	FS4			
7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	M =0 Setting in I2C.BYTE7
Sign	М6	М5	M4	М3	M2	M1	М0	
7	6	5	4	3	2	1	0	
1	0	0	0	1	1	1	1	WD-Timer = 15s Setting in I2C.BYTE8
ENB		T5	T4	Т3	T2	T1	T0	
7	6	5	4	3	2	1	0	
0	0	0	0	1	1	0	1	FBSEL Setting in I2C.BYTE1, 3, 5
			FB4	FB3	FB2	FB1	FB0	


The fall-back frequency is set to the same location as that of FSEL since frequency switching between different timing groups will cause system to hang up. After WD timer expired or 15 seconds, the system will restart properly at target 100.2MHz if CPU is capable; otherwise WDT will perform another reset action to restart the system from 66.8 MHz

2B. Switch to target CPU=79MHz within the same timing Group

The fall-back frequency is recommended to set at the most safe and comfortable level to ensure a successful reboot such as 75.0 if system is unable to switch to 79Mhz.



WDT OPERATIONAL FLOW CHART





ELECTRICAL SPECIFICATIONS

1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	V_{DD}	V _{SS} -0.5	7	٧
Input Voltage, dc	Vı	Vss-0.5	V _{DD} +0.5	V
Output Voltage, dc	Vo	Vss-0.5	V _{DD} +0.5	V
Storage Temperature	T _S	-65	150	°C
Ambient Operating Temperature	TA	0	70	°C
Junction Temperature	TJ		115	°C
ESD Voltage			2	KV

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

2. DC/AC Electrical Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	
Input High Voltage	V _{IH}	All Inputs except XIN	2		V _{DD} +0.3	V	
Input Low Voltage	VIL	All inputs except XIN	V _{SS} -0.3		0.8	V	
Input High Current	Іін	V _{IN} = V _{DD}			5	uA	
Input Low Current	I _{IL1}	V _{IN} =0 with no pull-up resistor	-5			4	
Input Low Current	I _{IL2}	V _{IN} =0 with pull-up resistor	-200			uA	
	I _{DD}	C _L =0 pF@66MHz, 3.3V±5%			180	mA	
Supply Current	I _{DDL}	C _L =0 pF@133MHz, 3.3V±5%			100		
Supply Current	I _{DD}	C _L =0 pF@66MHz, 2.5V±5%			72	IIIA	
	I _{DDL}	C _L =0 pF@133MHz, 2.5V±5%			100		
Transition Time	T _{trans}	To 1st crossing of target Freq.			3	ms	
Pull-up resistor	R _{Pu}	Pin 6,7,21,22,47		120		kohm	
Input frequency	Fı	V _{DD} = 3.3V	12	14.318	16	MHz	
Input Capacitance	Cin	Logic Inputs			5	pF	
mput Gapacitance	CINX	XIN & XOUT pins	27	28	45	pF	




2. DC/AC Electrical Specifications (continued)

Unless otherwise stated, all power supplies = $3.3V\pm5\%$, and ambient temperature range T_A = $0^{\circ}C$ to $70^{\circ}C$


PARAMETERS	SYMBOL	OUTPUTS	CONDITIONS	MIN.	TYP.	MAX.	UNITS	
		CPU	Measured @ 0.4V ~ 2.0V, C _L =10-20pf, 2.5V±5%			1.6		
Output Rise time	Tor	REF, 48MHz, 24MHz	Measured @ $0.4V \sim 2.4V$, $C_L=10-20pf$			4	ns	
		PCI_F, PCI, AGP, APIC	Measured @ $0.4V \sim 2.4V$, $C_L=10-30pf$			2		
		CPU	Measured @ 2.0 ~ 0.4V, C _L =10-20pf, 2.5V±5%			1.6	ns	
Output Fall time	T _{OF}	REF, 48MHz, 24MHz	Measured @ $2.4V \sim 0.4V$, $C_L=10-20pf$			4		
		PCI_F, PCI, AGP, APIC	Measured @ 2.4V ~ 0.4V, C _L =10-30pf			2		
D. I. O. II.	D-	CPU,APIC,REF, 48MHz,24MHz	Measured @ 1.5V C _L =20pf	45	50	55	%	
Duty Cycle	D _T	PCI, AGP	Measured @ 1.5V, C _L =20~30pf	40		55	/0	
	Tskew	CPU	Rising edge @ 1.25V, C _L =20pf			175		
Clock Skew		PCI	Rising edge @ 1.5V, C _L =30pf			500	ps	
		AGP	Rising edge @ 1.5V, C _L =30pf			250		
Jitter(Cycle to Cycle)	,	CPU	Measured @ 1.25V			250	20	
Jiller(Cycle to Cycle)	J _{cyc-cyc}	PCI, AGP	Measured @ 1.5V			500 ps		
Frequency Stabilization Time	T _{FST}	CPU,PCI_F,PCI, APIC,AGP,REF, 48MHz,24MHz	Assumes full supply voltage reached within 1ms from power-up. Short cycle exist prior to frequency stabilization.			3	ms	
		CPU	V _{DD} =3.3V(2.5V)±5%		20			
AC output impedance	Z_0	PCI,AGP	V _{DD} =3.3V±5%		30		ohm	
		REF,48MHz,24MHz	V _{DD} =3.3V±5%		40			



PACKAGE INFORMATION



ORDERING INFORMATION



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.