

### **FEATURES**

- Single Low EMI IC to replace multiple crystals and oscillators on Notebooks and Motherboards (27MHz, 14.318MHz, 24.576MHz, 25MHz).
- Selectable crystal input: 24.576MHz or 14.318MHz (accuracy requirement +/- 20ppm)
- Less than 10ppm Frequency Synthesis error, meeting AC97, IEEE1394, IEEE802 frequency precision specification.
- 27MHz clock with 2 levels of Selectable Spread Spectrum modulation +/- 0.5% and +/- 0.75% center.
- 25MHz clock with double drive strength (Ethernet PHY and MAC).
- 24.576MHz clocks for Audio Codec and IEEE1394.
- Available in 8-Pin SOIC.


#### **Table 1. SPREAD SPECTRUM SELECTION**

SST1	SST0	SST Modulation only on 27MHz. (pin 15)
0	1	+/- 0.75 %
0	0	+/- 0.5 %
0	M	SST OFF (Default)

Notes: M = Do not connect. 1 = Pulled up. 0 = Pulled down.

### **BLOCK DIAGRAM**

# PIN ASSIGNMENT



Note: 25MHzx2: double drive strength

v. Internal pull-down resistor (120k

\*: Bi-directional pin

v: Internal pull-down resistor (120kΩ) T: Tri-level input

### **POWER GROUPS**

- VDDoscB2 VSS: XIN, XOUT, analog core, digital part and 27MHz.
- VDD25B1 VSS: 24.576MHz, 25MHz.

#### Table 4. CRYSTAL SELECTION TABLE

Crystal Input	XTAL_SEL		
24.576MHz	0		
14.318MHz	1		

XTAL SEL VDDoscB2 27 14.318MHz SST(0) (pin6) **PLL** VDD25B1 SST XIN **XTAL** 24.576MHz OSC XOUT **∢** (pin3) XTAL SEL VDD25B1 25MHz PLL2 (pin5)

Note: Only 27MHz output is modulated for low EMI via Spread Spectrum.



### **PIN DESCRIPTIONS**

Name	Pin#	Туре	Description
XOUT	1	0	Crystal output.
VSS	2	Р	Ground connection.
24.576MHz/SST0	3	В	Bi-directional and Tri-Level pin. Upon power-on, the value of SST0 is latched in and used to select the SST control (see Spread Spectrum selection table 1). Tri level input: M = Do not connect, 1 = Pull up, 0 = Pull down. After power-up this pin acts as 24.576MHz output clock.
VDD25B1	4	Р	3.3V power supply for 25MHz and 24.576MHz.
25MHzx2	5	0	25MHz Ethernet output clock (double drive strength).
27_14.318MHz/XTAL_SEL	6	В	Bi-directional pin. Upon power-on, the value of XTAL_SEL is latched in and used to set the input crystal frequency (24.575MHz or 14.31818MHz). Set XTAL_SEL to 0 (default) for 24.576MHz input crystal, set XTAL_SEL to 1 for 14.31818MHz input crystal (see Crystal Selection Table on page 1) After power-up this pin acts as 27MHz output (with 24.576MHz crystal) or as 14.31818MHz pass through clock (with 14.31818MHz crystal), depending on the input crystal.  The 27MHz output can be modulated for low EMI using Spread Spectrum.
VDDoscB2	7	Р	3.3V power supply for 27MHz, oscillator, analog core and digital circuitry.
XIN	8	I	Crystal input: accepts either 24.576MHz or 14.31818MHz fundamental crystal (CL = 20pF, parallel resonant mode, +/-20ppm). On-chip load capacitors: no external load capacitors required. (See the table #4)

### **FUNCTIONAL DESCRIPTION**

### Tri-level and two-level inputs

In order to reduce pin usage, the PLL702-05 uses tri-level input pins. These pins allow 3 levels for input selection: namely, 0 = Connect to GND, 1 = Connect to VDD, M = Do not connect. Thus, unlike the two-level selection pins, the tri-level input pins are in the "M" (mid) state when not connected. In order to connect a tri-level pin to a logical "zero", the pin must be connected to GND. Likewise, in order to connect to a logical "one", the pin must be connected to VDD.




### Connecting a bi-directional pin

The PLL702-05 also uses bi-directional pins. The same pin serves as input upon power-up, and as output as soon as the inputs have been latched. The value of the input is latched-in upon power-up. Depending on the pin (see pin description), the input can be tri-level or a standard two-level. Unlike unidirectional pins, bi-directional pins cannot be connected directly to GND or VDD in order to set the input to "0" or "1", since the pin also needs to serve as output. In the case of two level input pins, an internal pull-up resistor is present. This allows a default value to be set when no external pull down resistor is connected between the pin and GND (by definition, a tri-level input has a the default value of "M" (mid) if it is not connected). In order to connect a bi-directional pin to a non-default value, the input must be connected to GND or VDD through an external pull-down/pull-up resistor.

**Note:** when the output load presents a low impedance in comparison to the internal pull-up resistor, the internal pull-up resistor may not be sufficient to pull the input up to a logical "one", and an external pull-up resistor may be required. For bi-directional inputs, the external loading resistor between the pin and GND has to be sufficiently small (compared to the internal pull-up resistor) so that the pin voltage be pulled below 0.8V (logical "zero"). In order to avoid loading effects when the pin serves as output, the value of the external pull-down resistor should however be kept as large as possible. In general, it is recommended to use an external resistor of around one sixth to one quarter of the internal pull-up resistor (see Application Diagram).

**Note:** when the output is used to drive a load presenting an small resistance between the output pin and VDD, this resistance is in essence connected in parallel to the internal pull-up resistor. In such a case, the external pull-down resistor may have to be dimensioned smaller to guarantee that the pin voltage will be low enough achieve the desired logical "zero". This is particularly true when driving 74FXX TTL components.

#### APPLICATION DIAGRAM: BI-DIRECTIONAL PINS WITH INTERNAL PULL-DOWN





### **Electrical Specifications**

### 1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage Range	Vcc	-0.5	7	V
Input Voltage Range	VI	-0.5	V <sub>CC</sub> +0.5	V
Output Voltage Range	Vo	-0.5	V <sub>CC</sub> +0.5	V
Soldering Temperature			260	°C
Storage Temperature	T <sub>S</sub>	-65	150	°C
Ambient Operating Temperature*	TA	-40	85	°C

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

### 2. AC Specification

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input Frequency (to be set via XTAL_SEL)	+/- 20ppm accuracy		14.31818		MHz
input Frequency (to be set via XTAL_SEL)	+/- Zoppin accuracy		24.576		MHz
Output Rise Time	0.8V to 2.0V with no load			1.5	ns
Output Fall Time	2.0V to 0.8V with no load			1.5	ns
Duty Cycle	At VDD/2	45	50	55	%
Duty Cycle 8MHz clock	At VDD/2	43	50	57	%
Max. Absolute Period Jitter	Long term, No SST			150	ps
Max. Jitter, cycle to cycle	Long term + Short term			120	ps

<sup>\*</sup> **Note**: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for INDUSTRIAL grade only.




# 3. DC Specification

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	
Operating Voltage	$V_{DD}$	Nominal voltage 3.3V	2.97		3.63	V	
Input High Voltage	V <sub>IH</sub>			V <sub>DD</sub> /2		V	
Input Low Voltage	VIL			V <sub>DD</sub> /2	V <sub>DD</sub> /2 - 1	V	
Input High Voltage	Vih	For all Tri-level input	V <sub>DD</sub> -0.5			V	
Input Low Voltage	VIL	For all Tri-level input			0.5	V	
Input High Voltage	V <sub>IH</sub>	For all normal input	2			V	
Input Low Voltage	V <sub>IL</sub>	For all normal input			0.8	V	
Output High Voltage	Vон	I <sub>OH</sub> = -30mA (normal drive)	2.4			V	
Output High Voltage		I <sub>OH</sub> = -60mA (double drive)					
O to the Weller	Vol	I <sub>OL</sub> = 30mA (normal drive)			0.4	V	
Output Low Voltage		I <sub>OH</sub> = -60mA (double drive)					
Output High Voltage At CMOS Level	V <sub>он</sub>	I <sub>OH</sub> = -8mA	V <sub>DD</sub> -0.4			V	
Naminal Output Ourset	Гоит	Normal drive strength	30			^	
Nominal Output Current		Double drive strength	60			- mA	
Operating Supply Current	I <sub>DD</sub>	No Load		17		mA	
Short-circuit Current	Is			±100		mA	



### **PACKAGE INFORMATION**

16 PIN Narrow SOIC, TSSOP ( mm )					8 PIN Narrow SOIC		
	SOIC TSSOP		SOP	SOIC			
Symbol	Min.	Max.	Min.	Max.	Min.	Max.	
A	1.55	1.73	-	1.20	1.55	1.73	
A1	0.10	0.25	0.05	0.15	0.10	0.25	
В	0.33	0.48	0.19	0.30	0.33	0.48	
С	0.19	0.25	0.09	0.20	0.19	0.25	
D	9.80	9.98	4.90	5.10	4.80	4.98	
E	3.80	4.00	4.30	4.50	3.81	3.99	
Н	5.08	6.20	6.40 BSC		5.08	6.20	
L	0.40	0.89	0.45	0.75	0.41	0.89	
e	1.27	BSC	0.65 BSC		1.27 BSC		




### ORDERING INFORMATION

### For part ordering, please contact our Sales Department:

47745 Fremont Blvd., Fremont, CA 94538, USA Tel: (510) 492-0990 Fax: (510) 492-0991

#### **PART NUMBER**

The order number for this device is a combination of the following: Device number, Package type and Operating temperature range




PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.


LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.



# Low EMI Peripheral Clock Generator for Notebook & Motherboards Clock Settle Time :

The following picture is power on timing measurement. Clock Settle Time is about 22mS, which vary depend on power supply.







Low EMI Peripheral Clock Generator for Notebook & Motherboards  $\mathbb{H}$ 90 The lengthfrom output pin to dumping resistor is better not over 1cm. 2.All By-Pass Caps 0.1uF are possitionied as close as possible to the relevent VDD pins 1. WCC = 3.3 V무요 도 ġ÷ įβ Ξ VDDoso82 27\_14.38HaXIa\_Sel V002581 XIII ≾ 24.50(10/05/57) 24.5/14.3Mm XOUT GND PLL702-05 2500/2 Notes: M = Do not connect. 1 = Pulled up. 0 = Pulled down810 SST Modulation only on 27MHz. (pin 15) ħ +/- 0.75% SST OFF (Default) Pull High Jumper Pull High Jumper P L L 7 D Z - DZ Application Circuit Wednesday, Nach 26, 2003 Caystal Imput XTAL\_SEL 14318MHz 24.576MHz ő ធ គឺ ď Й Pull Low Jumper Wheel