

## 3.3V 16-Bit Bi-Directional Transceiver with 3-State Outputs

### Product Features

- Advanced low power CMOS design for 2.7V to 3.6V  $V_{CC}$  operation
- Supports 5V input/output tolerance in mixed signal mode operation
- Function compatible with LVT family of products
- Balanced  $\pm 24\text{mA}$  output drive
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.8\text{V}$  at  $V_{CC}=3.3\text{V}$ ,  $T_A=25^\circ\text{C}$
- $I_{off}$  and Power Up/Down 3-State support live insertion
- Bus Hold on data inputs eliminates the need for external pull-up/down resistors
- Latch-up performance exceeds 200mA Per JESD78
- ESD protection exceeds JESD 22
  - 2000V Human-Body Model (A114-B)
  - 200V Machine Model (A115-A)
- Available Packages:
  - 48-pin 240-mil wide plastic TSSOP (A48)
  - 48-pin 300-mil wide plastic SSOP (V48)
- Industrial Temperature:  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$

### Product Description


Pericom Semiconductor's PI74LVTC series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed.

The PI74LVTCH16245 is a non-inverting 16-bit Bidirectional Transceiver designed for low-voltage 2.7V to 3.6V  $V_{CC}$  operation, with the capability of interfacing to the 5V system environment. This transceiver is designed for asynchronous two-way communication between data buses. The direction control input pin ( $x\text{DIR}$ ) determines the direction of the data flow through the bidirectional transceiver. The Direction and Output Enable controls are designed to operate this device as either two independent 8-bit transceivers or one 16-bit transceiver. The output enable ( $x\overline{\text{OE}}$ ) input, when HIGH, disables both A and B ports by placing them in HIGH Z condition.

The PI74LVTCH16245 has "Bus Hold" which retains the data input's last valid logic state whenever the data input goes to high-impedance, preventing "floating" inputs and eliminating the need for pull-up/down resistors.

When  $V_{CC}$  is between 0 to 1.5V during power up or power down, the outputs of the device are in the high-impedance state. To ensure the high-impedance state above 1.5V,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.

### Logic Block Diagram



The device fully supports live-insertion with its  $I_{off}$  and power-up/down 3-state. The  $I_{off}$  circuitry disables the outputs when the power is off, preventing the backflow of damaging current through the device. Power-up/down 3-state places the outputs in the high-impedance state during power up or power down, preventing driver conflict.

## Maximum Ratings

(Above which the useful life may be impaired.  
 For user guidelines, not tested.)

Supply voltage range, $V_{CC}$ .....	-0.5V to +6.5V
Input voltage range, $V_I^{(1)}$ .....	-0.5V to +6.5V
Voltage range applied to any output in the high-impedance or power-off state, $V_O^{(1)}$ .....	-0.5V to +6.5V
Voltage range applied to any output in the active state, $V_O^{(1), (2)}$ .....	-0.5V to $V_{CC}+0.5V$
Input clamp current, $I_{IK} (V_I < 0)$ .....	-50mA
Output clamp current, $I_{OK} (V_O < 0)$ .....	-50mA
Continuous Output Current $I_O$ .....	$\pm 50mA$
Continuous Current through each VCC or GND pin .....	$\pm 100mA$
Package thermal impedance, $\theta_{JA}^{(3)}$ : package A .....	104°C/W
package V .....	94°C/W
Storage Temperature range, $T_{stg}$ .....	-65°C to 150°C

### Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

1. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 6.5V maximum
3. The package thermal impedance is calculated in accordance with JESD 51.

## Truth Table<sup>(4)</sup>

Inputs		Outputs
$\overline{xOE}$	xDIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Z


### Notes:

4. H = High Signal Level  
 L = Low Signal Level  
 X = Don't Care or Irrelevant  
 Z = High Impedance

## Product Pin Description

Pin Name	Description
$\overline{xOE}$	3-State Output Enable Inputs (Active LOW)
xDIR	Direction Control Inputs (Active HIGH)
xAx	Side A Inputs or 3-State Outputs
xBx	Side B Inputs or 3-State Outputs
GND	Ground
$V_{CC}$	Power

## Product Pin Configuration



**Recommended Operating Conditions<sup>(5)</sup>**

			Min.	Max.	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.7	3.6	V
V <sub>IH</sub>	High-level Input Voltage	V <sub>CC</sub> = 2.7V to 3.6V	2.0		
V <sub>IL</sub>	Low-level Input Voltage	V <sub>CC</sub> = 2.7V to 3.6V		0.8	
V <sub>I</sub>	Input Voltage		0	5.5	
V <sub>O</sub>	Output Voltage	High or Low State	0	V <sub>CC</sub>	
		3-State	0	5.5	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7V		– 12	mA
		V <sub>CC</sub> = 3.0V to 3.6V		– 24	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7V		12	
		V <sub>CC</sub> = 3.0V to 3.6V		24	
Δt/Δv	Input transition rise or fall rate			10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		150		μs/V
T <sub>A</sub>	Operating free-air temperature		– 40	+85	°C

**Notes:** 5. All unused inputs must be held at V<sub>CC</sub> or GND to ensure proper device operation.

**DC Electrical Characteristics** (Over the Operating Range,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameters	Description		Test Conditions		Min.	Max.	Units
V <sub>IK</sub>	Clamp Diode Voltage		V <sub>CC</sub> = 2.7V	I <sub>I</sub> = −18mA		−1.2V	V
V <sub>OH</sub>	Output High Voltage		V <sub>CC</sub> = 2.7V to 3.6V	I <sub>OH</sub> = −100μA	V <sub>CC</sub> −0.2V		
			V <sub>CC</sub> = 2.7V	I <sub>OH</sub> = −12mA	2.2		
			V <sub>CC</sub> = 3V	I <sub>OH</sub> = −12mA	2.4		
				I <sub>OH</sub> = −24mA	2.2		
V <sub>OL</sub>	Output Low Voltage		V <sub>CC</sub> = 2.7V to 3.6V	I <sub>OL</sub> = 100μA		0.2	
			V <sub>CC</sub> = 2.7V	I <sub>OL</sub> = 12mA		0.4	
			V <sub>CC</sub> = 3V	I <sub>OL</sub> = 12mA		0.4	
				I <sub>OL</sub> = 24mA		0.55	
I <sub>I</sub>	Input Leakage Current	Control Inputs	V <sub>CC</sub> = 0V to 3.6V	V <sub>I</sub> = 0V to 5.5V		±5	μA
		A or B Ports <sup>(6)</sup>	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = 5.5V		±5	
				V <sub>I</sub> = V <sub>CC</sub>			
				V <sub>I</sub> = GND			
I <sub>I(HOLD)</sub>	Data Input Hold Current (A or B ports)		V <sub>CC</sub> = 3V	V <sub>I</sub> = 0.8V	75		
				V <sub>I</sub> = 2V	−75		
			V <sub>CC</sub> = 3.6V <sup>(7)</sup>	V <sub>I</sub> = 0 to 3.6V		±500	
I <sub>OFF</sub>	Power Off Output Leakage Current		V <sub>CC</sub> = 0V	V <sub>I</sub> or V <sub>O</sub> = 0V to 5.5V		±5	
I <sub>OZPU</sub>	Power-Up 3-State Current		V <sub>CC</sub> = 0V to 1.5V	V <sub>O</sub> = 0.5V to 5.5V, OE = don't care		±5	
I <sub>OZPD</sub>	Power-Down 3-State Current		V <sub>CC</sub> = 1.5V to 0V	V <sub>O</sub> = 0.5V to 5.5V, OE = don't care		±5	
I <sub>CC</sub>	Quiescent Power Supply Current		V <sub>CC</sub> = 2.7V to 3.6V	V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0	60	
				3.6V ≤ V <sub>I</sub> ≤ 5.5V <sup>(8)</sup>			
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub>		V <sub>CC</sub> = 2.7V to 3.6V	One input at V <sub>CC</sub> - 0.6V <sup>(9)</sup> Other inputs at V <sub>CC</sub> or GND		500	

- Notes:**
- For I/O ports, Input Leakage Current ( $I_I$ ) includes the 3-state Output Leakage Current. Unused pins are at  $V_{CC}$  or GND.
  - This is the maximum bus-hold dynamic current. It is the minimum overdrive current required to switch the input from one state to another.
  - This applies in the disabled state only.
  - This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

## Capacitance

Parameters	Description	Test Conditions	Typ. <sup>(10)</sup>	Units
C <sub>I</sub>	Control Input Capacitance	V <sub>CC</sub> = 3.3V, V <sub>I</sub> = V <sub>CC</sub> or GND	3.4	pF
C <sub>IO</sub>	Output Capacitance	V <sub>CC</sub> = 3.3V, V <sub>O</sub> = V <sub>CC</sub> or GND	8	
C <sub>PD</sub>	Power Dissipation Capacitance <sup>(11)</sup>	V <sub>CC</sub> = 3.3V, V <sub>I</sub> = 0V or V <sub>CC</sub> , f=10 MHz	23	

**Notes:** 10. All typical values are measured at V<sub>CC</sub> = 3.3V, T<sub>A</sub> = 25°C.

11. C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading, and operating at 50% duty cycle, C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression: I<sub>CCD</sub> = (C<sub>PD</sub>)(V<sub>CC</sub>)(f<sub>IN</sub>) + (I<sub>CC</sub>static)

## Switching Characteristics Over Operating Range


Parameters	Description	From (Input)	To (Output)	V <sub>CC</sub> = 3.3V ±0.3V			V <sub>CC</sub> = 2.7V		Units
				C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ohm			C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ohm		
				Min.	Typ. <sup>(12)</sup>	Max.	Min.	Max.	
t <sub>PLH</sub>	Propagation Delay	A or B	B or A	1.0	2.5	3.5		3.9	ns
t <sub>PHL</sub>				1.0	2.5	3.5		3.9	
t <sub>PZH</sub>	Output Enable Time	$\overline{\text{OE}}$	A or B	1.0	2.8	4.9		5.3	
t <sub>PZL</sub>				1.0	2.8	4.9		5.3	
t <sub>PHZ</sub>	Output Disable Time	$\overline{\text{OE}}$	A or B	1.0	2.7	4.3		4.8	
t <sub>PLZ</sub>				1.0	2.6	4.3		4.8	
t <sub>SK(O)</sub>	Output to Output Skew <sup>(13)</sup>					0.5			

**Notes:** 12. All typical values are measured at V<sub>CC</sub> = 3.3V, T<sub>A</sub> = 25°C




13. Skew between any two outputs, switching in the same direction.

# PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7V \text{ and } 3.3V \pm 0.3V$



Test	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6V
$t_{PHZ}/t_{PZH}$	GND




**Figure 1. Load Circuit and Voltage Waveforms**


## Notes:

- $C_L$  includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_R \leq 2.5ns$ ,  $t_F \leq 2.5ns$ .
- The outputs are measured one at a time with one transition per measurement.

### 48-pin TSSOP (A) Package



### 48-pin SSOP (V) Package





## Ordering Information

Ordering Data	Packaging Code	Packaging Type
PI74LVTCH16245A	A	48-pin, 240-mil wide plastic TSSOP
PI74LVTCH16245AE	A	Pb-free, 48-pin, 240-mil wide plastic TSSOP
PI74LVTCH16245V	V	48-pin, 300-mil wide plastic SSOP
PI74LVTCH16245VE	V	Pb-free, 48-pin, 300-mil wide plastic SSOP

### Notes:

1. Thermal characteristics can be found on the company web site at <http://www.pericom.com/packaging/mechanicals.php>
2. X = Tape/Reel