


# **PI74LVTCH16245**

# 3.3V 16-Bit Bi-Directional Transceiver with 3-State Outputs

#### **Product Features**

- Advanced low power CMOS design for 2.7V to 3.6V Vcc operation
- Supports 5V input/output tolerance in mixed signal mode operation
- Function compatible with LVT family of products
- Balanced ±24mA output drive
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8V at V<sub>CC</sub>=3.3V,  $T_A=25$ °C
- I<sub>off</sub> and Power Up/Down 3-State support live insertion
- Bus Hold on data inputs eliminates the need for external pull-up/down resistors
- Latch-up performance exceeds 200mA Per JESD78
- ESD protection exceeds JESD 22
  - -2000V Human-Body Model (A114-B)
  - -200V Machine Model (A115-A)
- Available Packages:
  - -48-pin 240-mil wide plastic TSSOP (A48)
  - -48-pin 300-mil wide plastic SSOP (V48)
- Industrial Temperature: -40°C to +85°C

## Logic Block Diagram



1

#### **Product Description**

Pericom Semiconductor's PI74LVTC series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed.

The PI74LVTCH16245 is a non-inverting 16-bit Bidirectional Transceiver designed for low-voltage 2.7V to 3.6V V<sub>CC</sub> operation, with the capability of interfacing to the 5V system environment. This tranceiver is designed for asynchronous two-way communication between data buses. The direction control input pin (xDIR) determines the direction of the data flow through the bidirectional transceiver. The Direction and Output Enable controls are designed to operate this device as either two independent 8-bit tranceivers or one 16-bit transceiver. The output enable  $(x\overline{OE})$  input, when HIGH, disables both A and B ports by placing them in HIGH Z condition.

The PI74LVTCH16245 has "Bus Hold" which retains the data input's last valid logic state whenever the data input goes to highimpedance, preventing "floating" inputs and eliminating the need for pull-up/down resistors.

When Vcc is between 0 to 1.5V during power up or power down, the outputs of the device are in the high-impedance state. To ensure the high-impedance state above 1.5V,  $\overline{OE}$  should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.

The device fully supports live-insertion with its I<sub>off</sub> and power-up/ down 3-state. The Ioff circuitry disables the outputs when the power is off, preventing the backflow of damaging current through the device. Power-up/down 3-state places the outputs in the high-impedance state during power up or power down, preventing driver conflict.

PS 8649A



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, $V_{CC}$ $-0.5V$ to $+6.5V$ Input voltage range, $V_{I}^{(1)}$ $-0.5V$ to $+6.5V$
Voltage range applied to any output in the high-impedance or power-off state, $V_0^{(1)}$ 0.5V to+6.5V
Voltage range applied to any output in the
active state, $V_0^{(1), (2)}$ $-0.5V \text{ to } V_{CC} + 0.5V$
Input clamp current, $I_{IK}(V_I < 0)$
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> <0) –50mA
Continous Output Current I <sub>O</sub> ±50mA
Continous Current through each VCC or GND pin ±100mA
Package thermal impedance, θ <sub>JA</sub> <sup>(3)</sup> : package A 104°C/W
package V 94°C/W
Storage Temperature range, T <sub>stg</sub> –65°C to 150°C

#### Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. This value is limited to 6.5V maximum
- $3. \, The \, package \, thermal \, impedance \, is \, calculated \, in \, accordance \, with \, JESD \, 51.$

### Truth Table<sup>(4)</sup>

Inpu	Outputs	
x <del>O</del> E	xDIR	
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	X	Z

#### **Notes:**

4. H = High Signal Level

L = Low Signal Level

X = Don't Care or Irrelevant

Z = High Impedance

### **Product Pin Description**

Pin Name	Description			
xŌĒ	3-State Output Enable Inputs (Active LOW)			
xDIR	Direction Control Inputs (Active HIGH)			
xAx	Side A Inputs or 3-State Outputs			
xBx	Side B Inputs or 3-State Outputs			
GND	Ground			
V <sub>CC</sub>	Power			

# **Product Pin Configuration**

roduct i in Configuration					
1DIR	1	$\overline{}$	48 10E		
1B0 🗖	2		47 🛘 1A0		
1B1 🗖	3		46 🛘 1A1		
GND □	4		45 GND		
1B2 🛚	5		44 🛘 1A2		
1B3 🗖	6		43 🛘 1A3		
VCC 🗖	7		42 VCC		
1B4 🕻	8		41 1A4		
1B5 🛚	9		40 1A5		
GND [	10		39 GND		
1B6 <b>□</b>	11	48-Pin	38 <b>1</b> 1A6		
1B7 🛚	12	A,V	37 <b>1</b> 1A7		
2B0 🛚	13		36 2A0		
2B1 🔲	14		35 <b>2</b> A1		
GND [	15		34 GND		
2B2 🔲	16		33 <b>2</b> A2		
2B3 🛚	17		32 <b>2</b> A3		
vcc □	18		31 VCC		
2B4 🔲	19		30 <b>2</b> A4		
2B5 🗖	20		29 <b>2</b> 2A5		
GND [	21		28 GND		
2B6 🗖	22		27 2A6		
2B7 🗖	23		26 2A7		
2DIR 🔲	24		25 20E		

05/19/03

2



# $\textbf{Recommended Operating Conditions}^{(5)}$

		Min.	Max.	Units	
V <sub>CC</sub> Supply Voltage	Operating	2.7	3.6		
V <sub>IH</sub> High-level Input Voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$ 2.0				
V <sub>IL</sub> Low-level Input Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$		0.8	* 7	
V <sub>I</sub> Input Voltage		0	5.5	V	
W. O. Arrest Weller	High or Low State	0	V <sub>CC</sub>		
V <sub>O</sub> Output Voltage	3-State	0	5.5		
	$V_{\rm CC} = 2.7 V$		- 12		
I <sub>OH</sub> High-level output current	$V_{CC} = 3.0 \text{V to } 3.6 \text{V}$		- 24	] ,	
	$V_{\rm CC} = 2.7 V$		12	mA	
I <sub>OL</sub> Low-level output current	$V_{\rm CC} = 3.0 \text{V} \text{ to } 3.6 \text{V}$		24		
Δt/Δv Input transition rise or fall rate			10	ns/V	
$\Delta t/\Delta V_{CC}$ Power-up ramp rate		150		μs/V	
T <sub>A</sub> Operating free-air temperature	- 40	+85	°C		

Notes: 5. All unused inputs must be held at V<sub>CC</sub> or GND to ensure proper device operation.

05/19/03



# **DC Electrical Characteristics** (Over the Operating Range, T<sub>A</sub>=-40°C to +85°C)

Parameters	Descript	ion	Te	est Conditions	Min.	Max.	Units
V <sub>IK</sub>	Clamp Diode Voltage		$V_{\rm CC} = 2.7V$	$I_I = -18\text{mA}$		-1.2V	
			$V_{CC} = 2.7V \text{ to } 3.6V$	$I_{OH} = -100 \mu A$	V <sub>CC</sub> -0.2V		
	0 4 411 1 114		$V_{CC} = 2.7V$	$I_{OH} = -12\text{mA}$	2.2		
$V_{\mathrm{OH}}$	Output High Voltage		V - 2V	$I_{OH} = -12\text{mA}$	2.4		
			$V_{CC} = 3V$	$I_{OH} = -24\text{mA}$	2.2		V
			$V_{CC} = 2.7V \text{ to } 3.6V$	$I_{\rm OL}$ = 100 $\mu$ A		0.2	
3.7	Outside Law William		$V_{CC} = 2.7V$	$I_{OL} = 12 \text{mA}$		0.4	
$V_{OL}$	Output Low Voltage		N. 287	$I_{OL} = 12 \text{mA}$		0.4	
			$V_{CC} = 3V$	$I_{\rm OL}$ = 24mA		0.55	
		Control Inputs	$V_{CC} = 0V \text{ to } 3.6V$	$V_I = 0V \text{ to } 5.5V$		±5	
т	Input Leakage Current A or B Ports $^{(6)}$ $V_{CC} = 3.6V$			$V_{I} = 5.5V$			
П		$V_{CC} = 3.6V$	$V_{I} = V_{CC}$		±5		
				$V_{I} = GND$			
			$V_{CC} = 3V$	$\overline{V_I} = 0.8V$	75		
I <sub>I(HOLD)</sub>	Data Input Hold Curren (A or B ports)	t	VCC - 3V	$V_{\perp} = 2V$	-75		
	(**************************************		$V_{CC} = 3.6V^{(7)}$	$V_I = 0$ to 3.6V		±500	
I <sub>OFF</sub>	Power Off Output Leak	age Current	$V_{CC} = 0V$	$V_{\rm I}$ or $V_{\rm O} = 0$ V to 5.5V		±5	μА
I <sub>OZPU</sub>	Power-Up 3-State Current		$V_{CC} = 0V \text{ to } 1.5V$	$V_O = 0.5V$ to 5.5V, OE = don't care		±5	
I <sub>OZPD</sub>	Power-Down 3-State Current		$V_{CC} = 1.5 V$ to $0 V$	$V_O = 0.5V$ to 5.5V, OE = don't care		±5	
I G I G I G I		0 1	V 27V 27V	$V_{\rm I} = V_{\rm CC}$ or GND		(0	
ICC	I <sub>CC</sub> Quiescent Power Supply Current		$V_{CC} = 2.7V \text{ to } 3.6V$	$3.6V \le V_{\rm I} \le 5.5V^{(8)}$ $I_{\rm O} = 0$		60	
$\Delta I_{CC}$	Increase in I <sub>CC</sub>		$V_{CC} = 2.7V \text{ to } 3.6V$	One input at $V_{CC}$ - $0.6V^{(9)}$ Other inputs at $V_{CC}$ or GND		500	

Notes: 6. For I/O ports, Input Leakage Current (I<sub>I</sub>) includes the 3-state Output Leakage Current. Unused pins are at V<sub>CC</sub> or GND.

- 7. This is the maximum bus-hold dynamic current. It is the minimum overdrive current required to switch the input from one state to another.
- 8. This applies in the diabled stae only.
- 9. This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

4



## Capacitance

Parameters	Description	Test Conditions	<b>Typ.</b> <sup>(10)</sup>	Units
$C_{\mathrm{I}}$	Control Input Capacitance	$V_{CC} = 3.3V$ , $V_I = V_{CC}$ or GND	3.4	
C <sub>IO</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_O = V_{CC}$ or GND	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance (11)	$V_{CC} = 3.3V$ , $V_{I} = 0V$ or $V_{CC}$ , $f=10$ MHz	23	1

**Notes:** 10. All typical values are measured at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

11.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading, and operating at 50% duty cycle,  $C_{PD}$  is related to I<sub>CCD</sub> dynamic operating current by the expression: I<sub>CCD</sub>= ( $C_{PD}$ )( $V_{CC}$ )( $f_{IN}$ )+(I<sub>CC</sub>static)

## Switching Characteristics Over Operating Range

		From	From	То	VC	$C = 3.3V \pm 0$	.3V	V <sub>CC</sub> =	= 2.7V							
Parameters	Description	(Input)	(Outp- ut)	$C_L = 50$	$pF, R_L = 5$	500Ohm	$C_L = 50$ pF, I	$R_L = 500Ohm$	Units							
			ut)	Min.	<b>Typ.</b> (12)	Max.	Min.	Max.								
t <sub>PLH</sub>	Propagation Delay	A or B	B or A	1.0	2.5	3.5		3.9								
t <sub>PHL</sub>	Fropagation Delay	AOIB	AOFB	AOIB	D 01 A	1.0	2.5	3.5		3.9						
t <sub>PZH</sub>	Output Enable Time	ŌĒ	A or B	1.0	2.8	4.9		5.3								
t <sub>PZL</sub>	Output Enable Time		OL	OL	OL	OL	OL	OL	OL	OL	OE TOTB	1.0	2.8	4.9		5.3
t <sub>PHZ</sub>	Outrout Disable Time			1.0	2.7	4.3		4.8								
t <sub>PLZ</sub>	Output Disable Time	OE	OE	OE	OE	E A or B	1.0	2.6	4.3		4.8					
t <sub>SK(O)</sub>	Output to Output Skew <sup>(13)</sup>					0.5										


**Notes:** 12. All typical values are measured at  $V_{CC} = 3.3V$ ,  $T_A = 25$ °C

13. Skew between any two outputs, switching in the same direction.


05/19/03




# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7V$ and $3.3V \pm 0.3V$




Test	<b>S</b> 1
tplh/tphl	Open
tplz/tpzl	6V
tphz/tpzh	GND



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms

#### Notes:

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50\Omega$ ,  $t_R \leq$  2.5ns,  $t_F \leq$  2.5ns.


6

D. The outputs are measured one at a time with one transition per measurement.


PS 8649A 05/19/03



# 48-pin TSSOP (A) Package



# 48-pin SSOP (V) Package



05/19/03



# **Ordering Information**

Ordering Data	Packaging Code	Packaging Type
PI74LVTCH16245A	A	48-pin, 240-mil wide plastic TSSOP
PI74LVTCH16245AE	A	Pb-free, 48-pin, 240-mil wide plastic TSSOP
PI74LVTCH16245V	V	48-pin, 300-mil wide plastic SSOP
PI74LVTCH16245VE	V	Pb-free,48-pin, 300-mil wide plastic SSOP

#### Notes

- 1. Thermal characteristics can be found on the company web site at http://www.pericom.com/packaging/mechanicals.php
- 2. X = Tape/Reel