

PI74LPT162Q952

Fast CMOS 3.3V

16-Bit Registered Transceivers

Product Features

- Compatible with LCX™ and LVT™ families of products
- Supports 5V Tolerant Mixed Signal Mode Operation
 - Input can be 3V or 5V
 - Output can be 3V or connected to 5V bus
- Advanced Low Power CMOS Operation
- Excellent output drive capability:
Balanced drives (12mA sink and source)
- 25-Ohm Series resistor on outputs to reduce overshoot and undershoot
- Pin compatible with industry standard double-density pinouts
- Low ground bounce outputs
- Hysteresis on all inputs
- Industrial operating temperature range: -40°C to $+85^{\circ}\text{C}$
- Multiple center pins and distributed Vcc/GND pins minimize switching noise
- Packages available:
 - 56-pin 240 mil wide plastic TSSOP (A)
 - 56-pin 300 mil wide plastic SSOP (V)


Product Description

Pericom Semiconductor's PI74LPT series of logic circuits are produced in the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades.

The PI74LPT162Q952 has 16-bit registered transceivers organized with two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ($\overline{\text{xCEAB}}$) input must be LOW to enter data from xAx. The data present on the A port will be clocked on the B register when $\overline{\text{xCLKAB}}$ toggles from LOW-to-HIGH. The $\overline{\text{xOEAB}}$ control performs the output enable function on the B port. Control of data from B to A is similar, but uses the $\overline{\text{xCEAB}}$, $\overline{\text{xCLKAB}}$, and $\overline{\text{xOEAB}}$ inputs. By connecting the control pins of the two independent transceivers together, a full 16-bit operation can be achieved. The output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The PI74LPT162Q952 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

Logic Block Diagram



Product Pin Description

Pin Name	Description
$\overline{\text{xOEAB}}$	A-to-B Output Enable Input (Active LOW)
$\overline{\text{xOEBA}}$	B-to-A Output Enable Input (Active LOW)
$\overline{\text{xCEAB}}$	A-to-B Clock Enable Input (Active LOW)
$\overline{\text{xCEBA}}$	B-to-A Clock Enable Input (Active LOW)
xCLKAB	A-to-B Clock Input
xCLKBA	B-to-A Clock Input
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs
xBx	B-to-A Data Inputs or B-to-A 3-State Outputs
GND	Ground
VCC	Power

Truth Table^(1,2)

Inputs				Outputs
$\overline{\text{xCEAB}}$	xCLKAB	$\overline{\text{xOEAB}}$	xAx	xBx
H	X	L	X	B ⁽³⁾
X	L	L	X	B ⁽³⁾
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	High-Z

Notes:

- H = High Voltage Level
L = Low Voltage Level
X = Don't Care or Irrelevant
↑ = LOW-to-HIGH Transition
Z = High Impedance
- A-to-B data flow shown. B-to-A flow control is the same, except using $\overline{\text{xCEBA}}$, xCLKBA , and $\overline{\text{xOEBA}}$.
- Level of B before the indicated steady-state input conditions were established.

Product Pin Configuration

$\overline{1\text{OEAB}}$	1	56	$\overline{1\text{OEBA}}$
$\overline{1\text{CLKAB}}$	2	55	$\overline{1\text{CLKBA}}$
$\overline{1\text{CEAB}}$	3	54	$\overline{1\text{CEBA}}$
GND	4	53	GND
1A0	5	52	1B0
1A1	6	51	1B1
VCC	7	50	VCC
1A2	8	49	1B2
1A3	9	48	1B3
1A4	10	47	1B4
GND	11	46	GND
1A5	12	45	1B5
1A6	13	44	1B6
1A7	14	43	1B7
2A0	15	42	2B0
2A1	16	41	2B1
2A2	17	40	2B2
GND	18	39	GND
2A3	19	38	2B3
2A4	20	37	2B4
2A5	21	36	2B5
VCC	22	35	VCC
2A6	23	34	2B6
2A7	24	33	2B7
GND	25	32	GND
$\overline{2\text{CEAB}}$	26	31	$\overline{2\text{CEBA}}$
$\overline{2\text{CLKAB}}$	27	30	$\overline{2\text{CLKBA}}$
$\overline{2\text{OEAB}}$	28	29	$\overline{2\text{OEBA}}$

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested)

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–40°C to +85°C
Supply Voltage to Ground Potential (Inputs & V _{CC} Only)	–0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	–0.5V to +7.0V
DC Input Voltage	–0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, T_A = –40°C to +85°C, V_{CC} = 2.7V to 3.6V)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
V _{IH}	Input HIGH Voltage (Input pins)	Guaranteed Logic HIGH Level		2.2	—	5.5	V
	Input HIGH Voltage (I/O pins)			2.0	—	5.5	V
V _{IL}	Input LOW Voltage (Input and I/O pins)	Guaranteed Logic LOW Level		–0.5	—	0.8	V
I _{IH}	Input HIGH Current (Input pins)	V _{CC} = Max.	V _{IN} = 5.5V	—	—	±1	μA
	Input HIGH Current (I/O pins)	V _{CC} = Max.	V _{IN} = V _{CC}	—	—	±1	μA
I _{IL}	Input LOW Current (Input pins)	V _{CC} = Max.	V _{IN} = GND	—	—	±1	μA
	Input LOW Current (I/O pins)	V _{CC} = Max.	V _{IN} = GND	—	—	±1	μA
I _{OZH}	High Impedance Output Current (3-State Output pins)	V _{CC} = Max.	V _{OUT} = 5.5V	—	—	±1	μA
I _{OZL}		V _{CC} = Max.	V _{OUT} = GND	—	—	±1	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = –18mA		—	–70	–1.2	V
I _{ODH}	Output HIGH Current	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V ⁽³⁾		–36	—	–110	mA
I _{ODL}	Output LOW Current	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V ⁽³⁾		25	—	100	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = –12.0mA	2.4	3.0	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 12.0mA	—	0.40	0.55	V
I _{OS}	Short Circuit Current ⁽⁴⁾	V _{CC} = Max. ⁽³⁾ , V _{OUT} ≤ GND –60		–85	–240	mA	
I _{OFF}	Power Down Disable	V _{CC} = 0V, V _{IN} or V _{OUT} = 4.5V		—	—	±100	μA
V _H	Input Hysteresis			—	150	—	mV

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 3.3V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. V_{OH} = V_{CC} – 0.6V at rated current.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} =GND or V _{CC}		0.1	10	μA
ΔI _{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} =Max.	V _{IN} =V _{CC} -0.6V ⁽³⁾		2.0	30	μA
I _{CCD}	Dynamic Power Supply ⁽⁴⁾	V _{CC} =Max., Outputs Open xOE=GND One Bit Toggling 50% Duty Cycle	V _{IN} =V _{CC} V _{IN} =GND		50	75	μA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max., Outputs Open f _i = 10 MHz 50% Duty Cycle xOE = GND One Bit Toggling	V _{IN} = V _{CC} - 0.6V V _{IN} = GND		0.6	2.3	mA
		V _{CC} = Max., Outputs Open f _i = 2.5 MHz 50% Duty Cycle xOE = GND 16 Bits Toggling	V _{IN} = V _{CC} - 0.6V V _{IN} = GND		2.1	4.7 ⁽⁵⁾	

Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V_{CC} = 3.3V, +25°C ambient.
- Per TTL driven input; all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$$

$$I_{CC} = \text{Quiescent Current (I}_{CCL}, I_{CCH} \text{ and } I_{CCZ})$$

$$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$$

$$D_H = \text{Duty Cycle for TTL Inputs High}$$

$$N_T = \text{Number of TTL Inputs at } D_H$$

$$I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$$

$$f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$$

$$N_{CP} = \text{Number of Clock Inputs at } f_{CP}$$

$$f_i = \text{Input Frequency}$$

$$N_i = \text{Number of Inputs at } f_i$$

All currents are in milliamps and all frequencies are in megahertz.

Switching Characteristics over Operating Range⁽¹⁾

Parameters	Description	Conditions ⁽²⁾	LPT162Q952A		LPT162Q952B		LPT162Q952C		Units
			Com.		Com.		Com.		
			Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	
tPLH	PropagationDelay	CL=50pF RL=500Ω	2.0	10.0	2.0	7.5	2.0	6.3	ns
tPHL	xCLKAB, xCLKBA to xBx, xAx								
tpZH	Output Enable Time		1.5	10.5	1.5	8.0	1.5	7.0	ns
tpZL	xOEBA, xOEAB to xAx, xBx								
tpHZ	Output Disable Time ⁽⁴⁾		1.5	10.0	1.5	7.5	1.5	6.5	ns
tPLZ	xOEBA, xOEAB to xAx, xBx								
tSU	Set-up Time HIGH or LOW xAx, xBx to xCLKAB, xCLKBA		2.5	—	2.5	—	2.5	—	ns
tH	Hold Time HIGH or LOW xAx, xBx to xCLKAB, xCLKBA		2.0	—	2.0	—	2.0	—	ns
tSU	Setup Time HIGH or LOW xCEAB, xCEBA to xCLKAB, xCLKBA		3.0	—	3.0	—	3.0	—	ns
tH	Hold Time HIGH or LOW xCEAB, xCEBA to xCLKAB, xCLKBA		2.0	—	2.0	—	2.0	—	ns
tw	Pulse Width HIGH ⁽⁴⁾ or LOW, xCLKAB or xCLKBA	3.0	—	3.0	—	3.0	—	ns	
tsk(o)	Output Skew ⁽⁵⁾	—	0.5	—	0.5	—	0.5	ns	

Notes:

1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ± 0.3V, normal range. For Vcc = 2.7V, extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
2. See test circuit and waveforms.
3. Minimum limits are guaranteed but not tested on Propagation Delays.
4. This parameter is guaranteed but not production tested.
5. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

Capacitance (TA = 25°C, F = 1 MHz)

Parameters ⁽¹⁾	Description	Test Conditions	Typ.	Max.	Units
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
COUT	Output Capacitance	Vout = 0V	5.5	8	

Note:

1. This parameter is determined by device characterization but it not production tested.