

**18-Bit Universal Bus Transceiver
With 3-State Outputs**
Product Features

- PI74ALVCH16601 is designed for low voltage operation
- V_{CC}=2.3V to 3.6V
- Hysteresis on all inputs
- Typical V_{OOL} (Output Ground Bounce)
<0.8V at V_{CC}=3.3V, T_A=25°C
- Typical V_{OOL} (Output VOH Undershoot)
<2.0V at V_{CC}=3.3V, T_A=25°C
- Bus Hold retains last active bus state during 3-State, eliminating the need for external pullup resistors
- Industrial operation at -40°C to +85°C
- Packages available:
 - 56-pin 240 mil wide plastic TSSOP (A)
 - 56-pin 300 mil wide plastic SSOP (V)

Product Description

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced using the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed.


The PI74ALVCH16601 uses D-type latches and D-type flip-flops with 3-state outputs to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by Output Enable (OEAB and OEBA), Latched Enable (LEAB and LEBA), and Clock (CLKAB and CLKBA) inputs. The clock can be controlled by the Clock Enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is low, the outputs are active. When OEAB is HIGH, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The PI74ALVCH16601 has "Bus Hold" which retains the data input's last state whenever the data input goes to high-impedance preventing "floating" inputs and eliminating the need for pullup/down resistors.

Logic Block Diagram


Product Pin Description

Pin Name	Description
CLKEN	Clock Enable Input (Active LOW)
OE	Output Enable Input (Active LOW)
LE	Latch Enable (Active HIGH)
CLK	Clock Input (Active HIGH)
Ax	Data I/O
Bx	Data I/O
GND	Ground
Vcc	Power

Product Pin Configuration



Truth Table^{(1)†}

Inputs					Output B
CLKENAB	OEAB	LEAB	CLKAB	A	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B ₀ [‡]
H	L	L	X	X	B ₀ [‡]
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B ₀ [‡]
L	L	L	H	X	B ₀ [§]

Notes:

1. H=High Signal Level

L=Low Signal Level

Z=High Impedance

↑=LOW-to-HIGH Transition

† A-to-B data flow is shown: B-to-A flow is similar but uses \bar{OEBA} , \bar{LEBA} , \bar{CLKBA} , and $\bar{CLKENBA}$.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB is HIGH before LEAB goes LOW.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-10°C to +85°C
Input Voltage Range, V _{IN}	-0.5V to V _{CC} + 0.5V
Output Voltage Range, V _{OUT}	-0.5V to V _{CC} + 0.5V
DC Input Voltage	-0.5V to +0.5V
DC Output Current	100mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions⁽¹⁾

Parameters	Description	Test Conditions	Min.	Typ.	Max.	Units
V _{CC}	Supply Voltage		2.3		3.6	V
V _{IH}	Input HIGH Voltage	V _{CC} = 2.3V to 2.7V	1.7			
		V _{CC} = 2.7V to 3.6V	2.0			
V _{IL}	Input LOW Voltage	V _{CC} = 2.3V to 2.7V			0.7	V
		V _{CC} = 2.7V to 3.6V			0.8	
V _{IN}	Input Voltage		0		V _{CC}	mA
V _{OUT}	Output Voltage		0		V _{CC}	
I _{OH}	High-level Output Current	V _{CC} = 2.3V			-12	mA
		V _{CC} = 2.7V			-12	
		V _{CC} = 3.0V			-24	
I _{OL}	Low-level Output Current	V _{CC} = 2.3V			12	
		V _{CC} = 2.7V			12	
		V _{CC} = 3.0V			24	
T _A	Operating Free-Air Temperature		-40		85	°C

Note: Unused control inputs must be held HIGH or LOW to prevent them from floating.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 3.3V ± 10%)

Parameters	Test Conditions		VCC ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units
VOH	IOH = -100µA		Min. to Max.	VCC -0.2			V
	IOH = -6mA	VIH = 1.7V	2.3V	2.0			
	IOH = -12mA	VIH = 1.7V	2.3V	1.7			
		VIH = 2.0V	2.7V	2.2			
	IOH = -24mA	VIH = 2.0V	3.0V	2.4			
VOL	IOH = -100µA		Min. to Max.	VCC -0.2		0.2	
	IOH = 6mA	VIH = 0.7V	2.3V			0.4	
	IOH = 12mA	VIH = 0.7V	2.3V			0.7	
		VIH = 0.8V	2.7V			0.4	
	IOH = 24mA	VIH = 0.8V	3.0V			0.55	
I _I	VI = VCC or GND		3.6V			±5	µA
I _I (Hold) ⁽³⁾	VI = 0.7V		2.3V	45			
	VI = 1.7V			-45			
	VI = 0.8V		3.0V	75			
	VI = 2.0V			-75			
IOZ ⁽⁴⁾	VO = VCC or GND		3.6V			±500	pF
ICC	VI = VCC or GND	IO = 0	3.6V			40	
ΔICC	One input at VCC -0.6V, Other inputs at VCC or GND		3V to 3.6V			750	
C _I Control Inputs	VI = VCC or GND		3.3V		4		
C _{IO} A or B ports	VO = VCC or GND		3.3V		8		

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 3.3V, +25°C ambient and maximum loading.
3. Bus Hold maximum dynamic current required to switch the input from one state to another.
4. For I/O ports, the IOZ includes the input leakage current.

Timing Requirements over Operating Range

Parameters	Description	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
fCLOCK	Clock frequency	0	150	0	150	0	150	MHz
tw Pulse Duration	LE high	3.3		3.3		3.3		
	CLK high or low	3.3		3.3		3.3		
t _{SU} Setup time	Data before CLK high	2.3		2.4		2.1		ns
	Data before LE low, CLK high	2.0		1.6		1.6		
	Data before LE low, CLK low	1.3		1.2		1.1		
	\overline{CLKEN} before CLK high	2.0		2.0		1.7		
t _H Hold time	Data after CLK high	0.7		0.7		0.8		
	Data after LE low, CLK high	1.3		1.6		1.4		
	Data after LE low, CLK low	1.7		2.0		1.7		
	\overline{CLKEN} after CLK high	0.3		0.5		0.6		
$\Delta t/\Delta v(1)$	Input Transition Rise or Fall	0	10	0	10	0	10	ns/V

Note: Unused control inputs must be held HIGH or LOW to prevent them from floating.

Switching Characteristics over Operating Range⁽¹⁾

Parameters	From (INPUT)	To (OUTPUT)	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Units
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
fMAX			150		150		150		MHz
t _{PD}	A or B	B or A	1.3	4.9		4.6	1	4.1	ns
t _{PD}	LEBA or LEBA	A or B	1.2	5.6		5.3	1	4.7	
	CLKAB or CLKBA		1.7	6.2		5.8	1.4	5	
t _{TEN}	\overline{OEAB} or $OEBA$		1.2	6.1		6.1	1.1	5.2	
	\overline{OEAB} or $OEBA$		2.1	5.4		4.8	1.6	4.4	

Notes:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

Operating Characteristics, $T_A = 25^\circ C$

Parameter		Test Conditions	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 3.3V \pm 0.3V$		Units
			Typical				
CPD Power Dissipation Capacitance	Outputs Enabled	$C_L = 50pF, f = 10 MHz$	41		52		pF
	Outputs Disabled		6		6		

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • <http://www.pericom.com>