


## PI74LVCC3245A

## 8-Bit Dual Supply Bus Transceiver with Configurable Output Voltage and 3-State Outputs

## **Product Features**

- 2.7V to 3.6V on A-port and 3V to 5.5V on B-port
- Latch-up performance exceeds 200mA Per JESD78
- ESD protection exceeds JESD22
  2000V Human-Body Model (A114-B)
  200V Machine Model (A115-A)
- Industrial Temperature: -40°C to +85°C
  - Available Packages: 24-pin 173-mil wide plastic TSSOP (L) 24-pin 150-mil wide plastic QSOP (Q) 24-pin 300-mil wide plastic SOIC (S)

## Logic Block Diagram



## Truth Table<sup>(1)</sup>

Inputs		Outputs
ŌĒ	DIR	
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	X	Z (Isolation)

#### Note:

1. H = High Signal Level

X = Don't Care or Irrelevant

L = Low Signal Level

Z = High Impedance

## **Product Description**

Pericom Semiconductor's PI74LVC series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed.

The PI74LVCC3245A is a non-inverting 8-bit Bidirectional Transceiver that uses two seperate power supply rails. A-port ( $V_{CCA}$ ) is set to operate at 3.3V and B-port ( $V_{CCB}$ ) is set to operate from 3.3V to 5V. This allows for translation from a 3.3V to a 5Venvironment and vice-versa. This tranceiver is designed for asynchronous two-way communication between data buses. The direction control input pin (DIR) determines the dataflow from the A <u>bus</u> to the B bus or from the B bus to the A bus. The output enable (OE) input, when HIGH, disables both A and B ports by placing them in HIGH Z condition.

## **Product Pin Configuration**

(3.3V) V <sub>CCA</sub>		24	VCCB (3.3V to 5V)
	2	23	
A1 [	3	22	
A2 [	4	21	] В1
АЗ 🛛	5	20	<b>]</b> B2
A4 🛛	6	19	🛛 вз
A5 🛛	7	18	<b>D</b> B4
A6 🗆	8	17	D B5
А7 [	9	16	🛛 В6
A8 [	10	15	В7
GND 🛛	11	14	] B8
GND	12	13	GND
L. L			-

## **Product Pin Description**

Pin Name	Description			
ŌĒ	3-State Output Enable Inputs (Active LOW)			
DIR	Direction Control Input			
Ax	Side A Inputs or 3-State Outputs			
Bx	Side B Inputs or 3-State Outputs			
NC	NO Internal Connect			
GND	Ground			
V <sub>CCA</sub> ,V <sub>CCB</sub>	Power			



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, V <sub>CCA</sub> and V <sub>CCB</sub> –0.5V to +7V
Input voltage range, $V_1^{(2)}$ : I/O ports (A-port)0.5V to V <sub>CCA</sub> +0.5V
I/O ports (B-port) $-0.5V$ to V <sub>CCB</sub> +0.5V
Control Pins
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> <0)–50mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> <0)50mA
Continous Output Current I <sub>O</sub> ±50mA
Continous Current through each V <sub>CC</sub> or GND pin±100mA
Package thermal impedance, $\theta_{JA}^{(3)}$ : package L
package Q 98°C/W
package S 79°C/W
Storage Temperature range, T <sub>stg</sub> 65°C to 150°C

#### Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. This value is limited to 7V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



## **Recommended Operating Conditions**<sup>(4)</sup>

Parameter	Description		V <sub>CCA</sub>	V <sub>CCB</sub>	Min.	Nom.	Max.	Units
V <sub>CCA</sub>	Supply Voltage				2.7	3.3	3.6	
V <sub>CCB</sub>	Supply Voltage				3	5	5.5	]
			2.7V	3V	2			1
V <sub>IHA</sub>	High-Level Input Voltage	$\label{eq:VOB} \begin{split} V_{OB} &\leq 0.1 V \\ \text{or } V_{OB} &\geq V_{CCB} - 0.1 V \end{split}$	3.0V	3.6V	2			1
			3.6V	5.5V	2			1
			2.7V	3V	2			]
V <sub>IHB</sub>	High-Level Input Voltage	$V_{OA} \le 0.1V$ or $V_{OA} \ge V_{CCA} - 0.1V$	3.0V	3.6V	2			
			3.6V	5.5V	3.85			]
			2.7V	3V			0.8	
V <sub>ILA</sub>	Low-Level Input Voltage	$V_{OB} \le 0.1 V$ or $V_{OB} \ge V_{CCB} - 0.1 V$	3.0V	3.6V			0.8	]
			3.6V	5.5V			0.8	
			2.7V	3V			0.8	]
V <sub>ILB</sub>	Low-Level Input Voltage	$V_{OA} \le 0.1V$ or $V_{OA} \ge V_{CCA} - 0.1V$	3.0V	3.6V			0.8	V
		$01  0A \geq 1  0.$	3.6V	5.5V			1.65	
		$V_{OA} \le 0.1 V$	2.7V	3V	2			
V <sub>IH</sub> High-Level Input Voltage (Control Pins)	or $V_{OA} \ge V_{CCA} - 0.1V$ ,	3.0V	3.6V	2			1	
	(Control Pins)	or $V_{OB} \le 0.1V$ or $V_{OB} \ge V_{CCB} - 0.1V$	3.6V	5.5V	2			1
		$V_{OA} \le 0.1V$ or $V_{OA} \ge V_{CCA} - 0.1V$ ,	2.7V	3V			0.8	]
V <sub>IL</sub>	Low-Level Input Voltage		3.0V	3.6V			0.8	]
	(Control Pins)	or $V_{OB} \le 0.1V$ or $V_{OB} \ge V_{CCB} - 0.1V$	3.6V	5.5V			0.8	
VIA	Input Voltage				0		V <sub>CCA</sub>	1
V <sub>IB</sub>	Input Voltage				0		V <sub>CCB</sub>	1
VOA	Output Voltage				0		V <sub>CCA</sub>	1
V <sub>OB</sub>	Output Voltage				0		V <sub>CCB</sub>	1
T	High land autout Cumont		2.7V	3V			-12	
I <sub>OHA</sub>	High-level output Current		3.3V	3V			-24	]
T	Ilich level entrut Comment		2.7V	3.3V			-12	
I <sub>OHB</sub>	High-level output Current		3.3V	3V			-24	]
T	I are lavel autout Comment		2.7V	3V			12	mA
I <sub>OLA</sub>	Low-level output Current		3.3V	3V			24	1
I <sub>OLB</sub> Low-level output	I and local as first Comment		2.7V	3.3V			12	1
	Low-level output Current		3.3V	3V			24	
$\Delta t/\Delta v$	Input transition Rise or Fall Rate						10	ns/v
T <sub>A</sub>	Operating Free-Air Tem- perature				-40		85	°C

Note: 4. All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation.



#### PI74LVCC3245A 8-Bit Dual Supply Bus Transceiver with Configurable Output Voltage and 3-State Outputs

DC Electric	<b>DC Electrical Characteristics</b> (Over the Operating Range, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ )							
Parameters	Description	Test Conditions	VCCA	V <sub>CCB</sub>	Min.	Тур.	Max.	Units
	$I_{OH} = -100 \mu A$	3V	3V	2.9	3			
		L _ 12	2.7V	3V	2.2	2.5		
V <sub>OHA</sub>	Minimum High Level Output Voltage (Port A)	$I_{OH} = -12mA$	3V	3V	2.4	2.8		
	output voluge (1 ott 1)	$I_{OH} = -24 \text{mA}$	3V	3V	2.2	2.6		
		$I_{OH} = -24111A$	2.7V	4.5V	2	2.4		
		$I_{OH} = -100 \mu A$	3V	3V	2.9	3		
Vare	Minimum High Level	$I_{OH} = -12mA$	2.7V	3V	2.4	2.8		
V <sub>OHB</sub>	Output Voltage (Port B)	$L_{max} = 24mA$	3V	3V	2.2	2.6		
		$I_{OH} = -24mA$	2.7V	4.5V	3.2	4.2		V
		$I_{OL} = 100 \mu A$	3V	3V			0.1	
17	Maximum Low Level	$I_{OL} = 12mA$	2.7V	3V		0.1	0.5	
V <sub>OLA</sub>	Output Voltage (Port A)	L 04 A	3V	3V		0.2	0.5	
		$I_{OL} = 24mA$	2.7V	4.5V		0.2	0.5	
		$I_{OL} = 100 \mu A$	3V	3V			0.1	
3.7	Maximum Low Level Output Voltage (Port B)	$I_{OL} = 12mA$	2.7V	3V		0.1	0.5	
V <sub>OLB</sub>		$I_{OL} = 24 \text{mA}$	3V	3V		0.2	0.5	
				4.5V		0.2	0.5	1
-	Maximum Input Leakage	$V_{I} = V_{CCA}$ or GND	3.6V	3.6V			±1	
II	Current (Control Inputs)			5.5V			±1	
I <sub>OZ</sub> <sup>(5)</sup>	Maximum 3-State Output Leakage Current (A or B ports)		3.6V	3.6V			±5	
Ţ	Quiescent V <sub>CCA</sub>	A port = $V_{CCA}$ or GND, $I_O = 0$	3.6V	Open			10	μΑ
I <sub>CCA</sub>	Supply Current	B to A, B-Port = $V_{CCB}$	3.6V	3.6V			10	1
		or GND, $I_O$ (A port) = 0		5.5V			10	
т	Quiescent V <sub>CCB</sub>	A to B, A port = $V_{CCA}$	3.6V	3.6V			10	
I <sub>CCB</sub>	Supply Current	or GND, $I_O(B \text{ port}) = 0$		5.5V			10	
	$I_{CC} \text{ per input (A port)}$ $I_{CC} \text{ per input (OE)}$ $I_{CC} \text{ per input (DIR)}$	One input $V_I = V_{CCA} - 0.6V$ , other inputs = $V_{CCA}$ or GND, $\overline{OE} = GND$ and DIR = $V_{CCA}$	3.6V	3.6V			50	
I <sub>CC</sub> <sup>(6)</sup>		$V_I = V_{CCA} - 0.6V$ , other inputs $=V_{CCA}$ or GND, DIR $=V_{CCA}$	3.6V	3.6V			50	μA
		$V_{I} = V_{CCA} - 0.6V,$ other inputs = V <sub>CCA</sub> or GND, $\overline{OE} = GND$	3.6V	3.6V			50	
	I <sub>CC</sub> per input (B Port)	One Input $V_I = V_{CCB} - 2.1 V$ , other inputs $= V_{CCB}$ or GND, $\overline{OE} = GND$ and DIR $= GND$	3.6V	5.5V		0.7	1.5	mA

Notes:

5. For I/O ports, the parameter  $I_{\mbox{\scriptsize OZ}}$  includes the input leakage current.

6. This is the increase in supply current for each input that is at one of the specified voltage levels, rather than 0V or the associated V<sub>CC</sub>.



#### **Capacitance** ( $T_A = 25^{\circ}C$ )

Parameters	Description	Test Co	Тур.	Units	
C <sub>IN</sub>	Control Input Capacitance	$V_I = V_{CCA}$ or GND, $V_C$	2.6		
C <sub>I/O</sub>	Input/Output Capacitance (A or B port)	$V_{I/O} = V_{CCA/B}$ or GND,	9	pF	
Car	Power Dissipation Capaci-	Outputs Enabled	$V_{CCA} = 3.3V, V_{CCB} = 5V$	22	-
C <sub>PD</sub>	tance <sup>(7)</sup>	Outputs Disabled	$C_L = 0 pF$ , $f = 10 MHz$	2.4	

#### Notes:

C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle, C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression: I<sub>CCD</sub> = (C<sub>PD</sub>)(V<sub>CC</sub>)(f<sub>IN</sub>) +(I<sub>CC</sub> static)

	From	То		.7V to 3.6V, 5V ±0.5V		7V to 3.6V, .3V ±0.3V	The first
Parameters	(Input)	(Output)	C <sub>L</sub> = 50pH	$R_{\rm L} = 500\Omega$	$C_L = 50 pF,$	$R_L = 500\Omega$	Units
			Min.	Max.	Min.	Max.	
t <sub>PHL</sub>	А	В	1	5.6	1	7.1	
t <sub>PLH</sub>	A	Б	1	5.3	1	7.2	
t <sub>PHL</sub>	В	А	1	5.0	1	6.4	
t <sub>PLH</sub>	Б	А	1	5.2	1	6.6	
t <sub>PZL</sub>	ŌĒ		1	8.0	1	9.0	
t <sub>PZH</sub>	UE	А	1	7.8	1	8.8	
t <sub>PZL</sub>	ŌĒ	В	1	8.1	1	9.1	ns
t <sub>PZH</sub>		В	1	8.4	1	8.8	115
t <sub>PLZ</sub>	ŌĒ	А	1	7.1	1	7.3	
t <sub>PHZ</sub>	UE	А	1	7.3	1	7.5	
t <sub>PLZ</sub>	ŌĒ	В	1	7	1	7.5	
t <sub>PHZ</sub>	UE	Б	1	7	1	7.6	
t <sub>SK(O)</sub>	Output-t Ske	o-Output w <sup>(8)</sup>		1.5		1.5	

## **AC Electrical Characteristics** (Over Operating Range, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ )

#### Note:


8. Skew between any two outputs of the same device, switching in the same direction. Parameter guaranteed by design.



## **Power- Up Considerations**

To avoid excessive supply current, bus contention or oscillation during power-up, the following guidelines should be followed:

- 1. Connect ground first before any supply voltage is applied.
- 2. Power up  $V_{CCA}$ , which is the control side of the device.
- 3. Ramp  $\overline{\text{OE}}$  ahead of or with  $V_{\text{CCA}}$  to help prevent bus contention
- 4. Ramp DIR with  $V_{CCA}$  if DIR high is needed (A bus to B bus). Otherwise keep DIR Low.



# PARAMETER MEASUREMENT INFORMATION FOR A TO B PORT $V_{CCA}$ =2.7V TO 3.6V and $V_{CCB}$ = 5V ± 0.5V

Figure 1. Load Circuit and Voltage Waveforms


#### Notes:

A. C<sub>L</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input impulses are supplied by generators having the following characteristics:  $PRR \le 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_R \le 2.5 \text{ns}$ ,  $t_F \le 2.5 \text{ns}$ .
- D. The outputs are measured one at a time with one transition per measurement.





# PARAMETER MEASUREMENT INFORMATION FOR B TO A PORT $V_{CCA}$ =2.7V TO 3.6V and $V_{CCB}$ = 5V ± 0.5V


Figure 2. Load Circuit and Voltage Waveforms

#### Notes:

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics:  $PRR \le 10$  MHz,  $Z_O = 50\Omega$ ,  $t_R \le 2.5$ ns,  $t_F \le 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.



# PARAMETER MEASUREMENT INFORMATION FOR A TO B AND B TO A $V_{CCA}$ =2.7V TO 3.6V and $V_{CCB}$ = 3.3V ± 0.3V



#### Figure 2. Load Circuit and Voltage Waveforms

#### Notes:


A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.


- C. All input impulses are supplied by generators having the following characteristics:  $PRR \le 10$  MHz,  $Z_O = 50\Omega$ ,  $t_R \le 2.5$ ns,  $t_F \le 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.



## Packaging Mechanical: 24-pin TSSOP (L)




## Packaging Mechanical: 24-pin QSOP (Q)





## Packaging Mechanical: 24-pin SOIC (S)



#### **Ordering Information**

Ordering Code	Package Code	Package Desription
PI74LVCC3245AL	L	24-pin, 173-mil wide plastic TSSOP
PI74LVCC3245AQ	Q	24-pin, 150-mil wide plastic QSOP
PI74LVCC3245AS	S	24-pin, 300-mil wide plastic SOIC

Notes:

1. Thermal characteristics can be found on the company web site at http://www.pericom.com/packaging/mechanicals.php