



## **Zero-Delay Clock Buffer**

#### **Features**

- Zero input to output delay
- Eight clock copies from one clock input
- 15 80 MHz output operation
- Fifty percent duty cycle
- Low skew (< 250ps typ.)
- $V_{CC} = 5.0V + /-10\%$ ,  $T_A = 0^{\circ} \text{ to } 70^{\circ}$
- Low jitter (<250 ps cycle to cycle), <60ps RMS
- Low noise unbalanced drive outputs (PI6C9910-5)
- Low noise balanced drive outputs (PI6C9910A)
- Packages available:
  - -24-pin 300 mil wide SOIC (S)
- Compatible with Cypress CY7B9910-5

#### Test Mode

In normal operation the TEST pin is tied to ground. For testing purposes it can have a removable jumper to ground or a  $100\Omega$ pull-down resistor. When the TEST pin is driven HIGH, the VCO output is disconnected, and all eight outputs (Q0-Q7) are directly driven from the REF input.

#### **Description**

The PI6C9910 is a low-skew clock driver designed to simplify clock distribution in systems requiring near synchronous clocks. A typical application is in SDRAM modules. Each of the eight outputs (Q0-Q7) can drive individual  $50\Omega$  transmission lines with minimal distortion or skew, and full 5V swing.

An on-chip phase-locked loop (PLL) synchronizes the feedback (FB) to the reference (REF) input, achieving "zero-delay" buffered outputs.


Inserting an external counter between any of the Qx outputs and the FB pin allows for generation of eight synchronous clock copies whose frequency is a multiple of a lower frequency REF input.

The voltage-controlled oscillator (VCO) frequency is determined by the filtered ouput coming from the Phase/Frequency Detector. The frequency select (FS) input sets the VCO operating range.


PI6C9910-5 has unbalanced output drivers (TTL), and is fully compatible with the Cypress CY7B9910-5. The PI6C9910A features balanced-drive outputs (CMOS) for improved rise/fall time symmetry.

The FS and TEST inputs have internal pull-up resistors.

#### **Block Diagram**



#### Pinout



PS8341C 07/31/03



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied –55°C to +125°C
Supply Voltage to Ground Potential0.5V to +7.0V
DC Input Voltage0.5V to +7.0V
Output Current into Outputs (LOW)64mA
Static Discharge Voltage (per MIL-STD-883, Method 3015) >2001V
Latch-Up Current>200mA

#### Note

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Operating Range**

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	5V ± 10%

### **Pin Description**

Pin Name	I/O	Functional Description
REF	Ι	Reference Frequency Input. This input supplies the frequency and timing against which all functional variation is measured.
FB	Ι	PLL feedback input (typically connected to one of eight outputs).
FS	Ι	Two-level frequency range select. See Table 1. Internal Pull-up.
TEST	Ι	Two-level select. See Test Mode Section. Internal Pull-up
Q[0-7]	О	Clock Outputs.
Vccn	PWR	Power supply for output drivers.
Vccq	PWR	Power supply for internal circuitry.
GND	PWR	Ground.

07/31/03



# **Electrical Characteristics Over Operating Range**(1)

Symbol	Parameter	<b>Test Conditions</b>	Min.	Max.	Units
Vон	Output HIGH Voltage (PI6C9910-5)	$V_{CC} = Min., I_{OH} = -16mA$	2.4 —		
Vol	Output LOW Voltage (PI6C9910-5)	$V_{CC} = Min., I_{OL} = 46mA$	_	0.45	v
Vон	Output HIGH Voltage (PI6C9910A)	$V_{CC} = Min., I_{OH} = -24mA$	2.4	_	V
Vol	Output LOW Voltage (PI6C9910A)	Vcc = Min., IoL = 24mA	_	0.40	
Іін	Input HIGH Leakage Current (REF, Test, FS, and FB inputs only)	V <sub>CC</sub> = Max., V <sub>IN</sub> = Max.	_	10	
IIL	Input LOW Leakage Current (REF and FB inputs only)	Voc = May Voy = 0.4V	-10	_	μА
IIL	Input LOW Leakage Current (Test and FS inputs only)	$V_{CC} = Max., V_{IN} = 0.4V$	-500	_	
Ios	Output Short Circuit Current <sup>(2)</sup>	Vcc = Max., Vout = GND (25°C only)	_	-250	
Iccq	Operating Current Used by Internal Circuitry	V <sub>CCN</sub> = V <sub>CCQ</sub> = Max., All Inputs Selects Open	_	85	mA
ICCN	Output Buffer Current per Output Pair	VCCN = VCCQ = Max., IOUT = 0mA Inputs Selects Open, fMAX		14	
PD	Power Dissipation per Output Pair		_	78	mW

......

#### **Notes:**

2. Tested one output at a time, output shorted for less than one second, less than 10% duty cycle. Room temperature only.

3

### Capacitance (TA = 25°C, f = 1 MHz)

Parameter	Description	Test Conditions	Max.	Units
Cin	Input Capacitance REF and FB	$T_A = 25C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	10	pF

<sup>1.</sup> These inputs are normally wired to  $V_{\text{CC}}$ , GND. If these inputs are switched, the function and timing of the outputs may glitch and the PLL may require an additional  $t_{\text{LOCK}}$  time betore all datasheet limits are achieved.



# **Unbalanced Output Drive AC Test Load and Waveform**





Table 1. Frequency Range Select

FS	fnom (MHz)		
13	Minimum	Maximum	
LOW	15	35	
HIGH	25	80	

# **AC Timing Diagram**



07/31/03

4



### **Switching Characteristics Over Operating Range**(1)

Symbol	Description		Min.	Тур.	Max.	Units
Operation Clock	Operation Clock	FS = LOW	15	_	35	MII-
INOM	fnom Frequency in MHz	FS = HIGH	25	_	80	MHz
<b>t</b> rpwh	REF Pulsewidth HIGH		5.0	_	_	
trpwl	REF Pulsewidth LOW		5.0	_	_	
tskew	Zero Output Skew (All Outputs)(2,3)		_	0.25	0.5	
tdev	Device-to-Device Skew <sup>(4,5)</sup>		_	_	1.0	na
tpd	Propagation Delay, REF Rise to FB Rise		-0.5	0.0	+0.5	ns
todcv	Output Duty Cycle Variation <sup>(6)</sup>		-1.0	0.0	+1.0	
torise	Output Rise Time <sup>(7,8)</sup>		0.15	1.0	1.5	
tofall	Output Fall Time <sup>(7,8)</sup>		0.15	1.0	1.5	
tlock	PLL Lock Time <sup>(9)</sup>		_	_	0.5	ms
410	Output Jitter	Cycle-to-Cycle <sup>(5)</sup>	_	_	250	ps
<b>t</b> jr		RMS <sup>(5)</sup>	_	-	60	

#### **Notes:**

- 1. Test measurement levels for the PI6C9910-5 are TTL levels (1.5V to 1.5V). Test conditions assume signal transition times of 2ns or less and output loading as shown in the AC Test Loads and Waveforms unless otherwise specified.
- 2. Skew is defined as the time between the earliest and the latest output transition among all outputs with AC Test Load.
- 3.  $t_{SKEW}$  is defined as the skew between outputs.
- 4.  $t_{DEV}$  is the output-to-output skew between any two outputs on separate devices operating under the same conditions ( $V_{CC}$ , ambient temperature, air flow, etc.).
- 5. Tested initially and after any design or process changes that may affect these parameters.
- 6.  $t_{ODCV}$  is the deviation of the output from a 50% duty cycle.
- 7. Specified with outputs loaded with AC Test Load (30pF).
- 8.  $t_{ORISE}$  and  $t_{OFALL}$  measured between 0.8V and 2.0V.
- t<sub>LOCK</sub> is the time that is required before synchronization is achieved.
   This specification is valid only after V<sub>CC</sub> is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tpd is within specified limits.


2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

5

PS8341C 07/31/03



## Package Mechanical: 209-Mil 24-Pin SSOP (S)



6

**Ordering Information** 

Part Number Package		
PI6C9910AS	300-Mil 24-pin SOIC Package S24	
PI6C9910-5S	300-Mil 24-pin SOIC Package S24	

07/31/03