

System Reset

Monolithic IC PST623

Outline

This low reset type IC functions in CPU and other logic systems to detect input voltage and reset the system accurately when power is turned on or interrupted.

Features

- | | |
|--|-----------------|
| 1. Detection voltage can be set easily (2 external resistors) | |
| 2. High precision voltage detection Internal reference voltage | $1.25 \pm 2\%$ |
| 3. Enables high voltage check (at stage before Reg) | |
| 4. Low operating limit voltage | 0.65V typ. |
| 5. High output current during ON | 10mA min. |
| 6. Low current consumption | 40 μ A typ. |
| 7. Built-in delay circuit (1 external capacitor) | |


Applications

1. Reset circuits in microcomputers, CPUs and MPUs
2. Logic circuit reset circuits
3. Level detection circuits

Package


VSOP-8A (PST623XW)
SIP-5A (PST623XS)

Pin Assignment



VSOP-8A
(TOP VIEW)

1	V _S
2	NC
3	TC
4	GND
5	RESET
6	NC
7	NC
8	V _{CC}



SIP-5A

1	V _{CC}
2	V _S
3	TC
4	GND
5	RESET

Absolute Maximum Ratings ($T_a=25^\circ\text{C}$)

Item	Symbol	Rating	Units
Storage temperature	T_{STG}	-40~+125	°C
Maximum power supply voltage	$V_{CC \max.}$	10	V
Allowable power consumption	$P_d \max.$	300	mW
Input pin voltage	V_{ID}	-0.3~ V_{CC}	V


Recommended Operating Conditions

Item	Symbol	Rating	Units
Power supply voltage	V_{CCOP}	2.0~10.0	V
Operating temperature	T_{OPG}	-25~+75	°C

Electrical Characteristics ($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$) (Except where noted otherwise, resistance unit is Ω)


Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Units
Detection reference voltage	V_S	$R_L=470$, $V_{IN}=H \rightarrow L$	1.225	1.250	1.275	V
Hysteresis voltage	ΔV_S	$R_L=470$, $V_{IN}=L \rightarrow H \rightarrow L$	12	25	50	mV
Detection reference voltage temperature coefficient	$\frac{V_S}{\Delta T}$	$R_L=470$, $T_a=-25\sim+75^\circ\text{C}$		± 0.01		%/°C
Low level output voltage	V_{OL}	$V_{IN}=1.0\text{V}$, $R_L=470$		0.3	0.45	V
Output leakage current	I_{OH}	$V_{IN}=1.5\text{V}$, $V_{OUT}=10\text{V}$			± 0.1	μA
Circuit current while on	I_{CCL}	$V_{IN}=1.0\text{V}$, $R_L=\infty$		50	90	μA
Circuit current while off	I_{CCH}	$V_{IN}=1.5\text{V}$, $R_L=\infty$		42	70	μA
"H" transport delay time	t_{PLH}	$R_L=4.7\text{k}$, $C_d=0.047\mu\text{F}$		110		ms
"L" transport delay time	t_{PHL}	$R_L=4.7\text{k}$, $C_d=0.047\mu\text{F}$		15		μs
Operation limit voltage	V_{OPL}	$R_L=4.7\text{k}$, $V_{OL} \leq 0.4\text{V}$ Minimum power supply voltage for which output can maintain L_o .		0.65	0.85	V
Output current while on	I_{OL}	$V_{IN}=1.0\text{V}$, $R_L=0$	10			mA
Delay time setting comparator Threshold level	V_{TSH}	$R_L=470$, $V_{TC}=L \rightarrow H$	1.25	1.4	1.55	V
Capacitor charging current	I_{TC}	$V_{IN}=1.5\text{V}$, $V_{TC}=0.2\text{V}$	0.39	0.60	0.81	μA
V_S input current	I_{IN}	$V_{IN}=1.35\text{V}$		40		nA

Equivalent Circuit Diagram



Notes on Using PST623

1. Input voltage rise and fall



Be sure to give an incline of more than $30\mu s$ to rise and fall for input with varied power supply voltage (V_{cc}) and bleeder resistance.

Also, when setting input bleeder resistance, VS pin input current is affected and the detection voltage setting will differ from the set value if current on the bleeder resistor is too low.

Use input bleeder resistor R2 at $250k\Omega$ or less.

2. Delay time setting


H transmission delay time can be set easily as follows from the TC pin, using the external capacitor.

$$T = Cd \times (2.33 \times 10^6) [s]$$


Use the external capacitor at $1\mu F$ (approx. $2.33s$) or less.

Characteristics


■ Current consumption for OFF



■ Detection voltage




■ H transport delay time



Application Circuits

1. Circuit Diagram



2. Detection Voltage Setting

$$V_s \doteq 1.25 \cdot \frac{R_1 + R_2}{R_2}$$


* Note

The value of I_2 should be sufficient to ignore I_3 .

Make $I_2 > 5\mu A$.

$R_2 < 250k\Omega$

3. How to widen hysteresis



Voltage V_{IN1} so that Q1 ON goes OFF.

$$V_{IN1} = -\frac{(R_1+R_2)}{R_2 \cdot (R_3+R_4//R_5)} [1.25 (V) \cdot (R_3+R_1//R_2+R_4//R_5) - \frac{R_1//R_2}{R_4+R_5} (R_4 \cdot V_{BE} + R_5 \cdot V_{CC})]$$

Voltage V_{IN2} so that Q1 OFF goes ON.

$$V_{IN2} = -\frac{(R_1+R_2)}{R_2 \cdot R_3} [1.275 (V) \cdot (R_1//R_2+R_3) - V_{OL} \cdot (R_1//R_2)]$$

VOL: Low level output voltage

VBE: Base-emitter voltage of transistor Q1

$$R_1//R_2 = \frac{R_1 \cdot R_2}{R_1+R_2}$$

$$R_4//R_5 = \frac{R_4 \cdot R_5}{R_4+R_5}$$