
# INTEGRATED CIRCUITS



Product data

2003 Feb 13





# P83C654X2/P87C654X2

### DESCRIPTION

The devices are Single-Chip 8-Bit Microcontrollers manufactured in an advanced CMOS process and are derivatives of the 80C51 microcontroller family. The instruction set is 100% compatible with the 80C51 instruction set.

The devices support 6-clock/12-clock mode selection by programming an OTP bit (OX2) using parallel programming. In addition, an SFR bit (X2) in the clock control register (CKCON) also selects between 6-clock/12-clock mode.

The devices also have four 8-bit I/O ports, three 16-bit timer/event counters, a multi-source, four-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits.

The added features of the P8xC654X2 make it a powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control.

## FEATURES

- 80C51 Central Processing Unit
  - 16 kbytes OTP
- 256 byte RAM
- Boolean processor
- Fully static operation
- Low voltage (2.7 V to 5.5 V at 16 MHz) operation
- 12-clock operation with selectable 6-clock operation (via software or via parallel programmer)
- Memory addressing capability
  - Up to 64 kbytes ROM and 64 kbytes RAM
- Power control modes:
  - Clock can be stopped and resumed
  - Idle mode
  - Power-down mode


- CMOS and TTL compatible
- Two speed ranges at V<sub>CC</sub> = 5 V
  - 0 to 30 MHz with 6-clock operation
  - 0 to 33 MHz with 12-clock operation
- Parallel programming with 87C51 compatible hardware interface to programmer
- RAM expandable externally to 64 kbytes
- PLCC and LQFP packages
- Extended temperature ranges
- Dual Data Pointers
- Security bits (3 bits)
- Encryption array 64 bytes
- Seven interrupt sources
- Four interrupt priority levels
- Four 8-bit I/O ports
- Full-duplex enhanced UART
  - Framing error detection
  - Automatic address recognition
- Three 16-bit timers/counters T0, T1 (standard 80C51) and additional T2 (capture and compare)
- Programmable clock-out pin
- Asynchronous port reset
- Low EMI (inhibit ALE, slew rate controlled outputs, and 6-clock mode)
- Wake-up from Power Down by an external interrupt
- Watchdog timer

## **ORDERING INFORMATION**

Type number	Type number						Temp Range	
	OTP	ROM	RAM	Name	Description	Version	(°C)	
P83C654X2FA	-	16 KB	256B	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	-40 to +85	
P83C654X2BBD	-	16 KB	256B	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70	
P87C654X2FA	16 KB	-	256B	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	-40 to +85	
P87C654X2BBD	16 KB	-	256B	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70	


# P83C654X2/P87C654X2

## **BLOCK DIAGRAM 1**




# P83C654X2/P87C654X2

## **BLOCK DIAGRAM (CPU-ORIENTED)**




## 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

## LOGIC SYMBOL



## PINNING


## **Plastic Leaded Chip Carrier**



1. No internal connection

2. May be left open, but it is recommended that  $V_{SS2}$  and  $V_{SS3}$  be connected to GND to improve EMC performance

## Plastic Quad Flat Pack



1. No internal connection

2. May be left open, but it is recommended that  $V_{SS2}$  and  $V_{SS3}$  be connected to GND to improve EMC performance

#### Product data

# P83C654X2/P87C654X2

## **PIN DESCRIPTIONS**

MNEMONIC	PIN NU	MBER	TYPE	
	PLCC	LQFP		NAME AND FUNCTION
V <sub>SS</sub>	22	16	I	Ground: 0 V reference.
V <sub>CC</sub>	44	38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7 <sup>4</sup>	43–36	37–30	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7 <sup>4</sup>	2–9	40–44, 1–3	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups on all pins. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ).
				Alternate functions for P8xC654X2 Port 1 include:
	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout (see Programmable Clock-Out)
	3	41	1	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
	3	41	1	
	4	42	1	
	5	43	I/O	
	6	44	I/O	
	7	1	I/O	
	8	2	I/O	SCL (P1.6): I <sup>2</sup> C bus clock line (open drain)
	9	3	I/O	SDA (P1.7): I <sup>2</sup> C bus data line (open drain)
P2.0–P2.7 <sup>4</sup>	24–31	18–25	I/O	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7 <sup>4</sup>	11, 13–19	5, 7–13	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: $I_{\rm IL}$ ). Port 3 also serves the special features of the P8xC654X2, as listed below:
	11	5	1	RxD (P3.0): Serial input port
	13	7	0	TxD (P3.1): Serial output port
	14	8		INTO (P3.2): External interrupt 0
	15	9		INT1 (P3.3): External interrupt 1
	16	10		<b>T0 (P3.4):</b> Timer 0 external input
	17	11		<b>T1 (P3.5):</b> Timer 1 external input
	18	12	0	WR (P3.6): External data memory write strobe
	19	13	0	RD (P3.7): External data memory read strobe
RST <sup>4</sup>	10	4	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .
ALE <sup>4</sup>	33	27	0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at constant rate of 1/6 the oscillator frequency in 12x clock mode, 1/3 the oscillator frequency in 6x clock mode, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.
PSEN <sup>4</sup>	32	26	0	<b>Program Store Enable:</b> The read strobe to external program memory. When executing code from the external program memory, <u>PSEN</u> is activated twice each machine cycle, except that two <u>PSEN</u> activations are skipped during each access to external data memory. <u>PSEN</u> is not activated during fetches from internal program memory.

# P83C654X2/P87C654X2

MNEMONIC	PIN NU	PIN NUMBER		NAME AND FUNCTION
WINEWONIC	PLCC	LQFP	TYPE	
ĒĀ <sup>4</sup>	35	29	I	<b>External Access Enable/Programming Supply Voltage:</b> EA must be externally held low to enable the device to fetch code from external program memory. The value on the EA pin is latched when RST is released and any subsequent changes have no effect.
XTAL1	21	15	I	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

## NOTES:

To avoid "latch-up" effect at power-on, the voltage on any pin (other than EA) at any time must not be higher than V<sub>CC</sub> + 0.5 V or less than V<sub>SS</sub> - 0.5 V, respectively.
 The pins are designed for test mode also.

## SPECIAL FUNCTION REGISTERS

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT MSB	ADDRES	S, SYMB	OL, OR A	LTERNAT	IVE POR	T FUNCT	ION LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	-	-	-	-	Fast/STD I <sup>2</sup> C	-	-	AO	xxxx1xx0B
AUXR1#	Auxiliary 1	A2H	-	-	-	LDEP	GPS	0	-	DPS	xxxx00x0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
CKCON	Clock control	8FH	-	-	-	-	-	-	-	X2	xxxxxxx0B
DPTR:	Data Pointer (2 bytes)										]
DPH	Data Pointer High	83H									00H
DPL	Data Pointer Low	82H									00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IEN0*	Interrupt Enable 0	A8H	EA	EC	ES1	ES0	ET1	EX1	ET0	EX0	0000000B
IEN1*	Interrupt Enable 1	E8H	_	-	-	-	-	-	ES2	ET2	xxxxxx00B
			BF	BE	BD	BC	BB	BA	B9	B8	
IP*#	Interrupt Priority	B8H	PT2	-	PS1	PS0	PT1	PX1	PT0	PX0	00000000B
			B7	B6	B5	B4	B3	B2	B1	B0	
IPH#	Interrupt Priority High	B7H	PT2H	PPCH	PS1H	PS0H	PT1H	PX1H	PT0H	PX0H	00000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*#	Port 1	90H	SDA	SCL	-	-	-	-	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	B0H	RD	WR	T1	Т0	INT1	INT0	TxD	RxD	FFH
PCON# <sup>1</sup>	Power Control	87H	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	00xx0000B
5014			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	DOH	CY	AC	F0	RS1	RS0	OV	F1	Р	00000000B
RCAP2H#	Timer 2 Capture High	СВН									00H
RCAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address Slave Address Mask	A9H									00H
SADEN#		B9H									00H
SBUF	Serial Data Buffer	99H		05	00	9C	OD	0.4	00	98	хххххххВ
SCON*	Serial Control	98H	9F SM0/FE	9E SM1	9D SM2	REN	9B TB8	9A RB8	99 TI	90 RI	00H
SCON	Stack Pointer		SIVIU/FE	5111	511/2	REN	I Do	KD0	11	KI	4
58	Stack Pointer	81H	8F	o۲	20		00	0.4	20	00	07H
TCON*	Timer Control	88H	TF1	8E TR1	8D TF0	8C TR0	8B IE1	8A IT1	89 IE0	88 IT0	00H
TCON		001	CF	CE	CD	CC	CB	CA	C9	C8	
T2CON*	Timer 2 Control	С8Н	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/ RL2	00H
T2MOD#	Timer 2 Mode Control	С9Н	_	-	-	_	-	-	T2OE	DCEN	xxxxxx00B
TH0	Timer High 0	8CH			1		1		-		00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H

# 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT MSB	ADDRES	S, SYMB	OL, OR A	LTERNAT	IVE POR		ION LSB	RESET VALUE
TL0	Timer Low 0	8AH									00H
TL1	Timer Low 1	8BH									00H
TL2#	Timer Low 2	ССН									00H
TMOD	Timer Mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	M0	00H
S1CON	I2C Control	D8H	CR2	ENA1	STA	STO	SI	AA	CR1	CR0	00H
S1STA	I2C STATUS	D9H	SC4	SC3	SC2	SC1	SC0	0	0	0	F8H
S1DAT	I2C DATA	DAH									00H
S1ADR	I2C ADDRESS	DBH								GC	00H
WDTRST	Watchdog Reset Timer	A6H									1

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

1. Reset value depends on reset source.

### **CLOCK CONTROL REGISTER (CKCON)**

This device allows control of the 6-clock/12-clock mode by means of both an SFR bit (X2) and an OTP bit. The OTP clock control bit

OX2, when programmed (6-clock mode), supersedes the X2 bit (CKCON.0). The CKCON register is shown below in Figure 1.




Figure 1. Clock control (CKCON) register

Also please note that the clock divider applies to the serial port for modes 0 & 2 (fixed baud rate modes). This is because modes 1 & 3 (variable baud rate modes) use either Timer 1 or Timer 2.

Below is the truth table for the CPU clock mode.

#### Table 1.

OX2 clock mode bit (can only be set by parallel programmer)	X2 bit (CKCON.0)	CPU clock mode
erased	0	12-clock mode (default)
erased	1	6-clock mode
programmed	Х	6-clock mode

### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. Minimum and maximum high and low times specified in the data sheet must be observed.

This device is configured at the factory to operate using 12 clock periods per machine cycle, referred to in this datasheet as "12-clock mode". It may be optionally configured on commercially available EPROM programming equipment to operate at 6 clocks per machine cycle, referred to in this datasheet as "6-clock mode". (This yields performance equivalent to twice that of standard 80C51 family devices). Also see next page.

### RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (12 oscillator periods in 6-clock mode, or 24 oscillator periods in 12-clock mode), while the oscillator is running.

To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on  $V_{CC}$  and RST must come up at the same time for a proper start-up.

Ports 1, 2, and 3 will asynchronously be driven to their reset condition when a voltage above V<sub>IH (min.)</sub> is applied to RESET. The value on the EA pin is latched when RST is deasserted and has no further effect.

### LOW POWER MODES

## Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

#### Idle Mode

In the idle mode (see Table 2), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### **Power-Down Mode**

To save even more power, a Power Down mode (see Table 2) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2 V and care must be taken to return V<sub>CC</sub> to the minimum specified operating voltages before the Power Down Mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values. To properly terminate Power Down, the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

P83C654X2/P87C654X2

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

### **POWER-OFF FLAG**

The Power-Off Flag (POF) is set by on-chip circuitry when the V<sub>CC</sub> level on the P8xC654X2 rises from 0 to 5 V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V<sub>CC</sub> level must remain above 3 V for the POF to remain unaffected by the V<sub>CC</sub> level.

#### Low-Power EPROM operation (LPEP)

The EPROM array contains some analog circuits that are not required when V<sub>CC</sub> is less than 4 V, but are required for a V<sub>CC</sub> greater than 4 V. The LPEP bit (AUXR.4), when set, will powerdown these analog circuits resulting in a reduced supply current. This bit should be set ONLY for applications that operate at a V<sub>CC</sub> less than 4 V.

#### **Design Consideration**

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

#### **ONCE™ Mode**

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

#### Programmable Clock-Out

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 122 Hz to 8 MHz at a 16 MHz operating frequency (61 Hz to 4 MHz in 12-clock mode).

To configure the Timer/Counter 2 as a clock generator, bit  $C/\overline{T}2$  (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

11

# P83C654X2/P87C654X2

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

$$\frac{\text{Oscillator Frequency}}{n \times (65536 - \text{RCAP2H}, \text{RCAP2L})}$$

n = 2 in 6-clock mode 4 in 12-clock mode Where (RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

## Table 2. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

## TIMER 0 AND TIMER 1 OPERATION

## Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits  $C/\overline{T}$  in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.

#### Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. Figure 3 shows the Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TFn. The counted input is enabled to the Timer when TRn = 1 and either GATE = 0 or  $\overline{INTn}$  = 1. (Setting GATE = 1 allows the Timer to be controlled by external input  $\overline{INTn}$ , to facilitate pulse width measurements). TRn is a control bit in the Special Function Register TCON (Figure 4).

The 13-bit register consists of all 8 bits of THn and the lower 5 bits of TLn. The upper 3 bits of TLn are indeterminate and should be ignored. Setting the run flag (TRn) does not clear the registers.

Mode 0 operation is the same for Timer 0 as for Timer 1. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

#### Mode 1

Mode 1 is the same as Mode 0, except that the Timer register is being run with all 16 bits.

#### Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload, as shown in Figure 5. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of THn, which is preset by software. The reload leaves THn unchanged.

Mode 2 operation is the same for Timer 0 as for Timer 1.

#### Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 6. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, and TF0 as well as pin INT0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer on the counter. With Timer 0 in Mode 3, an 80C51 can look like it has three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.





Figure 2. Timer/Counter 0/1 Mode Control (TMOD) Register


## 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)





Bit A	Addressable									
		7	6	5	4	3	2	1	0	
		TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
BIT	SYMBOL	FUNC	TION							
TCON.7	TF1				t by hardv en proces					ng the bit in software.
TCON.6	TR1	Timer	1 Run co	ntrol bit. S	Set/cleared	d by softw	are to turr	n Timer/Co	ounter on/	off.
TCON.5	TF0				t by hardw en proces					earing the bit in software.
TCON.4	TR0	Timer	0 Run co	ntrol bit. S	Set/cleared	d by softw	are to turr	Timer/Co	ounter on/	off.
TCON.3	IE1		1 0	0	t by hardw rocessed.	are when	external i	nterrupt e	dge detec	ted.
TCON.2	IT1		upt 1 type nal interru		it. Set/clea	red by so	ftware to s	specify fal	ling edge/	low level triggered
TCON.1	IE0		1 0	0	t by hardw rocessed.		external i	nterrupt e	dge detec	ted.
TCON.0	IT0			e control b nal interru		ared by so	oftware to	specify fa	Illing edge	low level
										SU01516

Figure 4. Timer/Counter 0/1 Control (TCON) Register








Figure 6. Timer/Counter 0 Mode 3: Two 8-Bit Counters

### TIMER 2 OPERATION

#### Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by C/T2 in the special function register T2CON (see Figure 1). Timer 2 has three operating modes: Capture, Auto-reload (up or down counting), and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 3.

### **Capture Mode**

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2 in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2= 1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/6 pulses (osc/12 in 12-clock mode).).

## Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter [C/T2 in T2CON]) then programmed to count up or down. The counting direction is determined by bit DCEN (Down

Product data

Counter Enable) which is located in the T2MOD register (see Figure 3). When reset is applied the DCEN=0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN=1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

	(MSE	3)						(LSB)	
	Т	F2 EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Symbol	Position	Name and Si	gnificance	•					
TF2	T2CON.7	Timer 2 overfl when either R			overflow and	d must be c	leared by so	oftware. TF2	will not be set
EXF2	T2CON.6	Timer 2 extern EXEN2 = 1. V interrupt routi counter mode	Vhen Timer 2 ne. EXF2 mu	interrupt is st be cleare	enabled, EX	F2 = 1 will	cause the C	PU to vector	ition on T2EX and r to the Timer 2 t in up/down
RCLK	T2CON.5	Receive clock in modes 1 ar							r its receive clock
TCLK	T2CON.4	Transmit cloc in modes 1 ar							or its transmit cloc
EXEN2	T2CON.3		[2EX if Time						of a negative ses Timer 2 to
TR2	T2CON.2	Start/stop cor	trol for Time	2. A logic 1	starts the ti	mer.			
C/T2	T2CON.1		ter select. (T Internal time External eve	r (OSĆ/6 in			2 in 12-cloc	k mode)	
CP/RL2	T2CON.0	cleared, auto-	reloads will o Vhen either R	occur either	with Timer 2	overflows of	or negative	transitions at	EXEN2 = 1. When T2EX when ced to auto-reload <i>SU0125</i>

Figure 1. Timer/Counter 2 (T2CON) Control Register

Table 3. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)




Figure 2. Timer 2 in Capture Mode

	Not Bit	Addressat	ole							
		—	—	_	—		_	T2OE	DCEN	
	Bit	7	6	5	4	3	2	1	0	-
Symbol	Funct	ion								
	Not im	plemented	l, reserved f	or future us	e.*					
— T2OE		plemented 2 Output E	·	or future us	e.*					
— T2OE DCEN	Timer	2 Output E	nable bit.		e.* allows Timer	2 to be con	figured as a	n up/down c	counter.	

Figure 3. Timer 2 Mode (T2MOD) Control Register

Product data

# 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)




Figure 6. Timer 2 in Baud Rate Generator Mode

Baud	Rate		Tim	er 2
12-clock mode			RCAP2H	RCAP2L
375 k	750 k	12 MHz	FF	FF
9.6 k	19.2 k	12 MHz	FF	D9
4.8 k	9.6 k	12 MHz	FF	B2
2.4 k	4.8 k	12 MHz	FF	64
1.2 k	2.4 k	12 MHz	FE	C8
300	600	12 MHz	FB	1E
110	220	12 MHz	F2	AF
300	600	6 MHz	FD	8F
110	220	6 MHz	F9	57

# Table 4. Timer 2 Generated Commonly Used Baud Rates

## **Baud Rate Generator Mode**

Bits TCLK and/or RCLK in T2CON (Table 4) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

# Modes 1 and 3 Baud Rates = $\frac{\text{Timer 2 Overflow Rate}}{16}$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation (C/T2=0). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e.,  $1_{6}$  the oscillator frequency in 6-clock mode,  $1_{12}$  the oscillator frequency in 12-clock mode). As a baud rate generator, it increments at the oscillator frequency in 6-clock mode ( $^{OSC}/_{2}$  in 12-clock mode). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

Oscillator Frequency							
[ n*×[	65536 – (RCAP2H, RCAP2L)]]						
* n =	16 in 6-clock mode						

32 in 12-clock mode

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 4 shows commonly used baud rates and how they can be obtained from Timer 2.

## Summary of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2 (P1.0) the baud rate is:

Baud Rate =  $\frac{\text{Timer 2 Overflow Rate}}{16}$ 

If Timer 2 is being clocked internally, the baud rate is:

Baud Rate = 
$$\frac{f_{OSC}}{[n^* \times [65536 - (RCAP2H, RCAP2L)]]}$$
\* n = 16 in 6-clock mode  
32 in 12-clock mode

Where f<sub>OSC</sub>= Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$\text{RCAP2H}, \text{RCAP2L} = 65536 - \left(\frac{f_{OSC}}{n^* \times \text{Baud Rate}}\right)$$

### **Timer/Counter 2 Set-up**

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. see Table 5 for set-up of Timer 2 as a timer. Also see Table 6 for set-up of Timer 2 as a counter.

### Table 5.Timer 2 as a Timer

	T2CON				
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)			
16-bit Auto-Reload	00H	08H			
16-bit Capture	01H	09H			
Baud rate generator receive and transmit same baud rate	34H	36H			
Receive only	24H	26H			
Transmit only	14H	16H			

#### Table 6. Timer 2 as a Counter

	ТМ	OD
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)
16-bit	02H	0AH
Auto-Reload	03H	0BH

NOTES:

1. Capture/reload occurs only on timer/counter overflow.

2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

### FULL-DUPLEX ENHANCED UART

#### Standard UART operation

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost.) The serial port receive and transmit registers are both accessed at Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

- Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 the oscillator frequency in 12-clock mode or 1/6 the oscillator frequency in 6-clock mode.
- Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.
- Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency in 12-clock mode or 1/16 or 1/32 the oscillator frequency in 6-clock mode.
- Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

#### **Multiprocessor Communications**

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

#### Serial Port Control Register

The serial port control and status register is the Special Function Register SCON, shown in Figure 7. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

#### **Baud Rates**

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12 (12-clock mode) or / 6 (6-clock mode). The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), and the port pins in 12-clock mode, the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency. In 6-clock mode, the baud rate is 1/32 or 1/16 the oscillator frequency, respectively.

Mode 2 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times$$
 (Oscillator Frequency)

Where:

n = 64 in 12-clock mode, 32 in 6-clock mode

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow rate.

#### Using Timer 1 to Generate Baud Rates

When Timer 1 is used as the baud rate generator (T2CON.RCLK = 0, T2CON.TCLK = 0), the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times \text{(Timer 1 Overflow Rate)}$$

Where:

n = 32 in 12-clock mode, 16 in 6-clock mode

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In the most typical applications, it is configured for "timer" operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Mode 1, 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times \frac{\text{Oscillator Frequency}}{12 \times [256-(\text{TH1})]}$$

Where:

n = 32 in 12-clock mode, 16 in 6-clock mode

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Figure 8 lists various commonly used baud rates and how they can be obtained from Timer 1.

## 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

S	CON	Addres	ss = 98H									Reset Value = 00H
		Bit Add	ressable	7	6	5	4	3	2	1	0	_
				SM0	SM1	SM2	REN	TB8	RB8	ΤI	RI	
Where	e SM0,	SM1 spe	cify the serial po	ort mode	e, as foll	ows:						
SM0	SM1	Mode	Description	E	Baud Ra	ate						
0	0	0	shift register		f <sub>OSC</sub> /12	2 (12-clo	ock moc	le) or f <sub>O</sub>	<sub>SC</sub> /6 (6-	clock m	node)	
0	1	1	8-bit UART		variable	e						
1	0	2	9-bit UART		f <sub>OSC</sub> /64	l or f <sub>OS</sub>	<sub>C</sub> /32 (12	2-clock r	node) o	r f <sub>OSC</sub> /3	32 or f <sub>OS</sub>	<sub>SC</sub> /16 (6-clock mode)
1	1	3	9-bit UART		variable	Э						
SM2	acti	vated if th		data bit	(RB8) is							M2 is set to 1, then RI will not be tivated if a valid stop bit was not
REN	Ena	bles seri	al reception. Se	t by soft	ware to	enable	receptio	n. Clea	r by soft	ware to	disable	e reception.
TB8	The	9th data	bit that will be t	ransmitt	ed in M	odes 2	and 3. S	et or cl	ear by s	oftware	as desi	ired.
RB8		Aodes 2 a 3 is not us		data bit	that wa	s receiv	red. In N	lode 1,	it SM2=	0, RB8	is the st	top bit that was received. In Mode 0,
ті			errupt flag. Set b ny serial transmi						e in Mo	de 0, or	at the t	beginning of the stop bit in the other
RI			rrupt flag. Set by ny serial reception								halfway	r through the stop bit time in the othe

SU01626

Figure 7.	Serial Port Control	(SCON) Register	

	Baud Rate		4	SMOD		Timer 1			
Mode	12-clock mode	6-clock mode	fosc	SWOD	C/T	Mode	Reload Value		
Mode 0 Max	1.67 MHz	3.34 MHz	20 MHz	Х	Х	Х	Х		
Mode 2 Max	625 k	1250 k	20 MHz	1	Х	Х	Х		
Mode 1, 3 Max	104.2 k	208.4 k	20 MHz	1	0	2	FFH		
Mode 1, 3	19.2 k	38.4 k	11.059 MHz	1	0	2	FDH		
	9.6 k	19.2 k	11.059 MHz	0	0	2	FDH		
	4.8 k	9.6 k	11.059 MHz	0	0	2	FAH		
	2.4 k	4.8 k	11.059 MHz	0	0	2	F4H		
	1.2 k	2.4 k	11.059 MHz	0	0	2	E8H		
	137.5	275	11.986 MHz	0	0	2	1DH		
	110	220	6 MHz	0	0	2	72H		
	110	220	12 MHz	0	0	1	FEEBH		

Figure 8. Timer 1 Generated Commonly Used Baud Rates

#### More About Mode 0

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed a 1/12 the oscillator frequency (12-clock mode) or 1/6 the oscillator frequency (6-clock mode).

Figure 9 shows a simplified functional diagram of the serial port in Mode 0, and associated timing.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal at S6P2 also loads a 1 into the 9th position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "write to SBUF" and activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P3.0 and also enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1, and S2. At

S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift are shifted to the right one position.

As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position, is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control block to do one last shift and then deactivate SEND and set T1. Both of these actions occur at S1P1 of the 10th machine cycle after "write to SBUF."

Reception is initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 1111110 to the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are

shifted to the left one position. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the same machine cycle.

As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the rightmost position arrives at the leftmost position in the shift register, it flags the RX Control block to do one last shift and load SBUF. At S1P1 of the 10th machine cycle after the write to SCON that cleared RI, RECEIVE is cleared as RI is set.

#### More About Mode 1

Ten bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the 80C51 the baud rate is determined by the Timer 1 or Timer 2 overflow rate.

Figure 10 shows a simplified functional diagram of the serial port in Mode 1, and associated timings for transmit receive.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a 1 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeros are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 10th divide-by-16 rollover after "write to SBUF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in mode 1 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.: 1. R1 = 0, and

2. Either SM2 = 0, or the received stop bit = 1.

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated. At this time,

whether the above conditions are met or not, the unit goes back to looking for a 1-to-0 transition in RxD.

#### More About Modes 2 and 3

Eleven bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of 0 or 1. On receive, the 9the data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 (12-clock mode) or 1/16 or 1/32 the oscillator frequency (6-clock mode) the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1 or Timer 2.

Figures 11 and 12 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND, which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeros are clocked in. Thus, as data bits shift out to the right, zeros are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 11th divide-by-16 rollover after "write to SUBF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of R-D. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI.

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

1. RI = 0, and

2. Either SM2 = 0, or the received 9th data bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a 1-to-0 transition at the RxD input.




Figure 9. Serial Port Mode 0




Figure 10. Serial Port Mode 1




Figure 11. Serial Port Mode 2






Figure 12. Serial Port Mode 3

#### **Enhanced Features**

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers.* In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 13.

#### Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9-bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 14.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0

## P83C654X2/P87C654X2

Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

# 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 13. UART Framing Error Detection




Figure 14. UART Multiprocessor Communication, Automatic Address Recognition

#### I<sup>2</sup>C Serial I/O

The I<sup>2</sup>C serial port is identical to the I<sup>2</sup>C serial port on the 8xC554 and 8xC652 devices.

Note that in the P8xC654X2, the  $I^2C$  pins are alternate functions to port pins P1.6 and P1.7. Because of this, P1.6 and P1.7 on these parts do not have a pull-up structure as found on the 80C51; P1.6 and P1.7 have open drain outputs.

The I<sup>2</sup>C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Bidirectional data transfer between masters and slaves
- Multimaster bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- The I<sup>2</sup>C bus may be used for test and diagnostic purposes

The output latches of P1.6 and P1.7 must be set to logic 1 in order to enable  $\mathsf{I}^2\mathsf{C}.$ 

The P8xC654X2 on-chip I<sup>2</sup>C logic provides a serial interface that meets the I<sup>2</sup>C bus specification and supports all transfer modes (other than the low-speed mode) from and to the I<sup>2</sup>C bus. The I<sup>2</sup>C logic handles bytes transfer autonomously. It also keeps track of serial transfers, and a status register (S1STA) reflects the status of the I<sup>2</sup>C bus.

The CPU interfaces to the I<sup>2</sup>C logic via the following four special function registers: S1CON (I<sup>2</sup>C control register), S1STA (I<sup>2</sup>C status register), S1DAT (I<sup>2</sup>C data register), and S1ADR (I<sup>2</sup>C slave address register). The I<sup>2</sup>C logic interfaces to the external I<sup>2</sup>C bus via two port 1 pins: P1.6/SCL (serial clock line) and P1.7/SDA (serial data line).

A typical I<sup>2</sup>C bus configuration is shown in Figure 15, and Figure 16 shows how a data transfer is accomplished on the bus. Depending on the state of the direction bit (R/W), two types of data transfers are possible on the I<sup>2</sup>C bus:

- Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
- 2. Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows the data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP

condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the  $I^2C$  bus will not be released.

**Modes of Operation:** The on-chip I<sup>2</sup>C logic may operate in the following four modes:

1. Master Transmitter Mode:

Serial data output through P1.7/SDA while P1.6/SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 0, and we say that a "W" is transmitted. Thus the first byte transmitted is SLA+W. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

2. Master Receiver Mode:

The first byte transmitted contains the slave address of the transmitting device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 1, and we say that an "R" is transmitted. Thus the first byte transmitted is SLA+R. Serial data is received via P1.7/SDA while P1.6/SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are output to indicate the beginning and end of a serial transfer.

3. Slave Receiver Mode:

Serial data and the serial clock are received through P1.7/SDA and P1.6/SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.

4. Slave Transmitter Mode:

The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via P1.7/SDA while the serial clock is input through P1.6/SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

In a given application,  $I^2C$  may operate as a master and as a slave. In the slave mode, the  $I^2C$  hardware looks for its own slave address and the general call address. If one of these addresses is detected, an interrupt is requested. When the microcontroller wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action is not interrupted. If bus arbitration is lost in the master mode,  $I^2C$ switches to the slave mode immediately and can detect its own slave address in the same serial transfer.




Figure 15. Typical I<sup>2</sup>C Bus Configuration




Figure 16. Data Transfer on the I<sup>2</sup>C Bus

**I<sup>2</sup>C Implementation and Operation:** Figure 17 shows how the on-chip I<sup>2</sup>C bus interface is implemented, and the following text describes the individual blocks.

#### INPUT FILTERS AND OUTPUT STAGES

The input filters have I<sup>2</sup>C compatible input levels. If the input voltage is less than 1.5 V, the input logic level is interpreted as 0; if the input voltage is greater than 3.0 V, the input logic level is interpreted as 1. Input signals are synchronized with the internal clock ( $f_{OSC}/4$ ), and spikes shorter than three oscillator periods are filtered out.

The output stages consist of open drain transistors that can sink 3mA at V<sub>OUT</sub> < 0.4 V. These open drain outputs do not have clamping diodes to V<sub>DD</sub>. Thus, if the device is connected to the I<sup>2</sup>C bus and V<sub>DD</sub> is switched off, the I<sup>2</sup>C bus is not affected.

#### ADDRESS REGISTER, S1ADR

This 8-bit special function register may be loaded with the 7-bit slave address (7 most significant bits) to which I<sup>2</sup>C will respond when programmed as a slave transmitter or receiver. The LSB (GC) is used to enable general call address (00H) recognition.

#### COMPARATOR

The comparator compares the received 7-bit slave address with its own slave address (7 most significant bits in S1ADR). It also compares the first received 8-bit byte with the general call address (00H). If an equality is found, the appropriate status bits are set and an interrupt is requested.

#### SHIFT REGISTER, S1DAT

This 8-bit special function register contains a byte of serial data to be transmitted or a byte which has just been received. Data in S1DAT is always shifted from right to left; the first bit to be transmitted is the MSB (bit 7) and, after a byte has been received, the first bit of received data is located at the MSB of S1DAT. While data is being shifted out, data on the bus is simultaneously being shifted in; S1DAT always contains the last byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in S1DAT.




Figure 17. I<sup>2</sup>C Bus Serial Interface Block Diagram

# P83C654X2/P87C654X2


ARBITRATION AND SYNCHRONIZATION LOGIC

In the master transmitter mode, the arbitration logic checks that every transmitted logic 1 actually appears as a logic 1 on the  $I^2C$ bus. If another device on the bus overrules a logic 1 and pulls the SDA line low, arbitration is lost, and  $I^2C$  immediately changes from master transmitter to slave receiver.  $I^2C$  will continue to output clock pulses (on SCL) until transmission of the current serial byte is complete.

Arbitration may also be lost in the master receiver mode. Loss of arbitration in this mode can only occur while  $l^2C$  is returning a "not acknowledge: (logic 1) to the bus. Arbitration is lost when another device on the bus pulls this signal LOW. Since this can occur only at the end of a serial byte,  $l^2C$  generates no further clock pulses. Figure 18 shows the arbitration procedure.

The synchronization logic will synchronize the serial clock generator with the clock pulses on the SCL line from another device. If two or more master devices generate clock pulses, the "mark" duration is determined by the device that generates the shortest "marks," and the "space" duration is determined by the device that generates the longest "spaces." Figure 19 shows the synchronization procedure.

A slave may stretch the space duration to slow down the bus master. The space duration may also be stretched for handshaking purposes. This can be done after each bit or after a complete byte transfer. I<sup>2</sup>C will stretch the SCL space duration after a byte has been transmitted or received and the acknowledge bit has been transferred. The serial interrupt flag (SI) is set, and the stretching continues until the serial interrupt flag is cleared.








Figure 19. Serial Clock Synchronization

#### SERIAL CLOCK GENERATOR

This programmable clock pulse generator provides the SCL clock pulses when I<sup>2</sup>C is in the master transmitter or master receiver mode. It is switched off when I<sup>2</sup>C is in a slave mode. In standard speed mode, the programmable output clock frequencies are:  $f_{OSC}/120$ ,  $f_{OSC}/9600$ , and the Timer 1 overflow rate divided by eight. The output clock pulses have a 50% duty cycle unless the clock generator is synchronized with other SCL clock sources as described above.

#### TIMING AND CONTROL

The timing and control logic generates the timing and control signals for serial byte handling. This logic block provides the shift pulses for S1DAT, enables the comparator, generates and detects start and stop conditions, receives and transmits acknowledge bits, controls the master and slave modes, contains interrupt request logic, and monitors the I<sup>2</sup>C bus status.

#### CONTROL REGISTER, S1CON

This 7-bit special function register is used by the microcontroller to control the following I<sup>2</sup>C functions: start and restart of a serial transfer, termination of a serial transfer, bit rate, address recognition, and acknowledgment.

#### STATUS DECODER AND STATUS REGISTER

The status decoder takes all of the internal status bits and compresses them into a 5-bit code. This code is unique for each  $I^2C$  bus status. The 5-bit code may be used to generate vector addresses for fast processing of the various service routines. Each service routine processes a particular bus status. There are 26 possible bus states if all four modes of  $I^2C$  are used. The 5-bit status code is latched into the five most significant bits of the status register when the serial interrupt flag is set (by hardware) and remains stable until the interrupt flag is cleared by software. The three least significant bits of the status register are always zero. If the status code is used as a vector to service routines, then the routines are displaced by eight address locations. Eight bytes of code is sufficient for most of the service routines (see the software example in this section).

**The Four I<sup>2</sup>C Special Function Registers:** The microcontroller interfaces to I<sup>2</sup>C via four special function registers. These four SFRs (S1ADR, S1DAT, S1CON, and S1STA) are described individually in the following sections.

**The Address Register, S1ADR:** The CPU can read from and write to this 8-bit, directly addressable SFR. S1ADR is not affected by the I<sup>2</sup>C hardware. The contents of this register are irrelevant when I<sup>2</sup>C is in a master mode. In the slave modes, the seven most significant bits must be loaded with the microcontroller's own slave address, and, if the least significant bit is set, the general call address (00H) is recognized; otherwise it is ignored.

	7	6	5	4	3	2	1	0
S1ADR	Х	Х	Х	Х	Х	Х	Х	GC
(DBH)				wn slave	e addre	ess		

The most significant bit corresponds to the first bit received from the  $I^2C$  bus after a start condition. A logic 1 in S1ADR corresponds to a high level on the  $I^2C$  bus, and a logic 0 corresponds to a low level on the bus.

The Data Register, S1DAT: S1DAT contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can

## P83C654X2/P87C654X2

read from and write to this 8-bit, directly addressable SFR while it is not in the process of shifting a byte. This occurs when I<sup>2</sup>C is in a defined state and the serial interrupt flag is set. Data in S1DAT remains stable as long as SI is set. Data in S1DAT is always shifted from right to left: the first bit to be transmitted is the MSB (bit 7), and, after a byte has been received, the first bit of received data is located at the MSB of S1DAT. While data is being shifted out, data on the bus is simultaneously being shifted in; S1DAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in S1DAT.

	7	6	5	4	3	2	1	0
S1DAT	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0
(DAH)	-			shift dir	ection			

#### SD7 - SD0:

Eight bits to be transmitted or just received. A logic 1 in S1DAT corresponds to a high level on the I<sup>2</sup>C bus, and a logic 0 corresponds to a low level on the bus. Serial data shifts through S1DAT from right to left. Figure 20 shows how data in S1DAT is serially transferred to and from the SDA line.

S1DAT and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an acknowledge bit. The ACK flag is controlled by the I<sup>2</sup>C hardware and cannot be accessed by the CPU. Serial data is shifted through the ACK flag into S1DAT on the rising edges of serial clock pulses on the SCL line. When a byte has been shifted into S1DAT, the serial data is available in S1DAT, and the acknowledge bit is returned by the control logic during the ninth clock pulse. Serial data is shifted out from S1DAT via a buffer (BSD7) on the falling edges of clock pulses on the SCL line.

When the CPU writes to S1DAT, BSD7 is loaded with the content of S1DAT.7, which is the first bit to be transmitted to the SDA line (see Figure 21). After nine serial clock pulses, the eight bits in S1DAT will have been transmitted to the SDA line, and the acknowledge bit will be present in ACK. Note that the eight transmitted bits are shifted back into S1DAT.

**The Control Register, S1CON:** The CPU can read from and write to this 8-bit, directly addressable SFR. Two bits are affected by the  $I^2C$  hardware: the SI bit is set when a serial interrupt is requested, and the STO bit is cleared when a STOP condition is present on the  $I^2C$  bus. The STO bit is also cleared when ENS1 = "0".

	7	6	5	4	3	2	1	0
S1CON	CR2	ENS1	STA	STO	SI	AA	CR1	CR0
(D8H)								

ENS1, THE I<sup>2</sup>C ENABLE BIT

ENS1 = "0": When ENS1 is "0", the SDA and SCL outputs are in a high impedance state. SDA and SCL input signals are ignored,  $I^2C$  is in the "not addressed" slave state, and the STO bit in S1CON is forced to "0". No other bits are affected. P1.6 and P1.7 may be used as open drain I/O ports.

ENS1 = "1": When ENS1 is "1",  $I^2C$  is enabled. The P1.6 and P1.7 port latches must be set to logic 1.

ENS1 should not be used to temporarily release  $I^2C$  from the I2C bus since, when ENS1 is reset, the I2C bus status is lost. The AA flag should be used instead (see description of the AA flag in the following text).

# P83C654X2/P87C654X2




Figure 20. Serial Input/Output Configuration




Figure 21. Shift-in and Shift-out Timing

In the following text, it is assumed that ENS1 = "1".

#### STA, THE START FLAG

STA = "1": When the STA bit is set to enter a master mode, the I<sup>2</sup>C hardware checks the status of the I2C bus and generates a START condition if the bus is free. If the bus is not free, then I<sup>2</sup>C waits for a STOP condition (which will free the bus) and generates a START condition after a delay of a half clock period of the internal serial clock generator.

If STA is set while I<sup>2</sup>C is already in a master mode and one or more bytes are transmitted or received, I<sup>2</sup>C transmits a repeated START condition. STA may be set at any time. STA may also be set when I<sup>2</sup>C is an addressed slave.

STA = "0": When the STA bit is reset, no START condition or repeated START condition will be generated.

#### STO, THE STOP FLAG

STO = "1": When the STO bit is set while  $I^2C$  is in a master mode, a STOP condition is transmitted to the  $I^2C$  bus. When the STOP condition is detected on the bus, the  $I^2C$  hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from an error condition. In this case, no STOP condition is transmitted to the  $I^2C$  bus. However, the  $I^2C$  hardware behaves as if a STOP condition has been received and switches to the defined "not addressed" slave receiver mode. The STO flag is automatically cleared by hardware.

If the STA and STO bits are both set, the a STOP condition is transmitted to the  $I^2C$  bus if  $I^2C$  is in a master mode (in a slave mode,  $I^2C$  generates an internal STOP condition which is not transmitted).  $I^2C$  then transmits a START condition.

STO = "0": When the STO bit is reset, no STOP condition will be generated.

#### SI, THE SERIAL INTERRUPT FLAG

SI = "1": When the SI flag is set, then, if the EA and ES1 (interrupt enable register) bits are also set, a serial interrupt is requested. SI is set by hardware when one of 25 of the 26 possible  $I^2C$  states is entered. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available.

While SI is set, the low period of the serial clock on the SCL line is stretched, and the serial transfer is suspended. A high level on the SCL line is unaffected by the serial interrupt flag. SI must be reset by software.

SI = "0": When the SI flag is reset, no serial interrupt is requested, and there is no stretching of the serial clock on the SCL line.

#### AA, THE ASSERT ACKNOWLEDGE FLAG

AA = "1": If the AA flag is set, an acknowledge (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- The "own slave address" has been received
- The general call address has been received while the general call bit (GC) in S1ADR is set
- A data byte has been received while I<sup>2</sup>C is in the master receiver mode
- A data byte has been received while I<sup>2</sup>C is in the addressed slave receiver mode

AA = "0": if the AA flag is reset, a not acknowledge (high level to SDA) will be returned during the acknowledge clock pulse on SCL when:

- A data has been received while I<sup>2</sup>C is in the master receiver mode
- A data byte has been received while I<sup>2</sup>C is in the addressed slave receiver mode

When I<sup>2</sup>C is in the addressed slave transmitter mode, state C8H will be entered after the last serial is transmitted (see Figure 25). When SI is cleared, I<sup>2</sup>C leaves state C8H, enters the not addressed slave receiver mode, and the SDA line remains at a high level. In state C8H, the AA flag can be set again for future address recognition.

When  $I^2C$  is in the not addressed slave mode, its own slave address and the general call address are ignored. Consequently, no acknowledge is returned, and a serial interrupt is not requested. Thus,  $I^2C$  can be temporarily released from the  $I^2C$  bus while the bus status is monitored. While  $I^2C$  is released from the bus, START and STOP conditions are detected, and serial data is shifted in. Address recognition can be resumed at any time by setting the AA flag. If the AA flag is set when the part's own slave address or the general call address has been partly received, the address will be recognized at the end of the byte transmission.

P83C654X2/P87C654X2

#### CR0, CR1, AND CR2, THE CLOCK RATE BITS

These three bits determine the serial clock frequency when  $I^2C$  is in a master mode. The various serial rates are shown in Table 7.

If the I<sup>2</sup>C block is to be used in fast mode, bit 3 in AUXR must be set. The user can read but cannot write (write once) to AUXR after setup.

	7	6	5	4	3	2	1	0
AUXR (8EH)	_	-	_	_	FAST/ STD I <sup>2</sup> C	_	-	A0

A 12.5kHz bit rate may be used by devices that interface to the  $l^2C$  bus via standard I/O port lines which are software driven and slow. 100kHz is usually the maximum bit rate and can be derived from a 16 MHz, 12 MHz, or a 6 MHz oscillator. A variable bit rate (0.5kHz to 62.5kHz) may also be used if Timer 1 is not required for any other purpose while  $l^2C$  is in a master mode.

The frequencies shown in Table 7 are unimportant when  $l^2C$  is in a slave mode. In the slave modes,  $l^2C$  will automatically synchronize with any clock frequency up to 100kHz.

**The Status Register, S1STA**: S1STA is an 8-bit read-only special function register. The three least significant bits are always zero. The five most significant bits contain the status code. There are 26 possible status codes. When S1STA contains F8H, no relevant state information is available and no serial interrupt is requested. All other S1STA values correspond to defined I<sup>2</sup>C states. When each of these states is entered, a serial interrupt is requested (SI = "1"). A valid status code is present in S1STA one machine cycle after SI is set by hardware and is still present one machine cycle after SI has been reset by software.

## P83C654X2/P87C654X2

Table 7.	Serial	Clock Rates
----------	--------	-------------

6 cloci	k mode							
			BIT FREQUE	NCY (kHz) AT f	osc			f <sub>OSC</sub> DIVIDED BY
CR2	CR1	CR0	3MHz	6MHz	8MHz	12MHz	15MHz	
0	0	0	23	47	62.5	94	117	128
0	0	1	27	54	71	107	134	112
0	1	0	31	63	83.3	125	156	96
0	1	1	37	75	100	150	188	80
1	0	0	6.25	12.5	17	25	31	480
1	0	1	50	100	133	200	250	60
1	1	0	100	200	267	400	500	30
1	1	1	0.24<62.5	0.49 < 62.5	0.65 < 55.6	0.98 < 50.0	1.22 < 52.1	$48 \times (256-$ (reload value Timer1))
			0 < 255	0 < 254	0 < 253	0 < 251	0 < 250	Reload value Timer 1 in Mode 2.
12 clo	ck mode			1	1	1	1	1
			BIT FREQUE	NCY (kHz) AT f	osc			f <sub>OSC</sub> DIVIDED BY
CR2	CR1	CR0	6MHz	12MHz	16MHz	24MHz	30MHz	
0	0	0	23	47	62.5	94	117	256
0	0	1	27	54	71	107	134	224
0	1	0	31	63	83.3	125	156	192
0	1	1	37	75	100	150	188	160
1	0	0	6.25	12.5	17	25	31	960
1	0	1	50	100	133	200	250	120
1	1	0	100	200	267	400	500	60
1	1	1	0.24<62.5	0.49 < 62.5	0.65 < 55.6	0.98 < 50.0	1.22 < 52.1	$96 \times (256 - (reload value Timer1))$
			0 < 255	0 < 254	0 < 253	0 < 251	0 < 250	Reload value Timer 1 in Mode 2.

NOTES:

1. These frequencies exceed the upper limit of 100kHz of the l<sup>2</sup>C-bus specification and cannot be used in an l<sup>2</sup>C-bus application. 2. At  $f_{OSC} = 24$  MHz/30 MHz the maximum l<sup>2</sup>C bus rate of 100kHz cannot be realized due to the fixed divider rates.

#### Selection of I<sup>2</sup>C-bus bit rate (Fast mode) Table 8.

			BIT FREQUENCY (kF	BIT FREQUENCY (kHz) AT f <sub>OSC</sub>					
CR2	CR1	CR0	12 MHz	16 MHz					
1	0	0	50	66.7					
1	0	1	3.75	5					
1	1	0	75	100					
1	1	1	100	0					
0	0	0	200 <sup>1</sup>	266.7 <sup>1</sup>					
0	0	1	7.5	10					
0	1	0	300 <sup>1</sup>	400 <sup>1</sup>					
0	1	1	400 <sup>1</sup>	_					

NOTES:

These bit rates are for "fast-mode" I<sup>2</sup>C bus applications and cannot be used for bit rates up to 100 kbit/sec.
 Serial status register S1STA is a read only register.

More Information on I<sup>2</sup>C Operating Modes: The four operating modes are:

- Master Transmitter
- Master Receiver
- Slave Receiver
- Slave Transmitter

Data transfers in each mode of operation are shown in Figures 22–25. These figures contain the following abbreviations:

Abbreviation	Explanation
S	Start condition
SLA	7-bit slave address
R	Read bit (high level at SDA)
W	Write bit (low level at SDA)
A	Acknowledge bit (low level at SDA)
Ā	Not acknowledge bit (high level at SDA)
Data	8-bit data byte
Р	Stop condition

In Figures 22-25, circles are used to indicate when the serial interrupt flag is set. The numbers in the circles show the status code held in the S1STA register. At these points, a service routine must be executed to continue or complete the serial transfer. These service routines are not critical since the serial transfer is suspended until the serial interrupt flag is cleared by software.

When a serial interrupt routine is entered, the status code in S1STA is used to branch to the appropriate service routine. For each status code, the required software action and details of the following serial transfer are given in Tables 9-13.

**Master Transmitter Mode:** In the master transmitter mode, a number of data bytes are transmitted to a slave receiver (see Figure 22). Before the master transmitter mode can be entered, S1CON must be initialized as follows:

	7	6	5	4	3	2	1	0
S1CON	CR2	ENS1	STA	STO	SI	AA	CR1	CR0
(D8H)	bit rate	1	0	0	0	Х	— bit	rate –

CR0, CR1, and CR2 define the serial bit rate. ENS1 must be set to logic 1 to enable I<sup>2</sup>C. If the AA bit is reset, I<sup>2</sup>C will not acknowledge its own slave address or the general call address in the event of another device becoming master of the bus. In other words, if AA is reset, SIO0 cannot enter a slave mode. STA, STO, and SI must be reset.

The master transmitter mode may now be entered by setting the STA bit using the SETB instruction. The I<sup>2</sup>C logic will now test the I<sup>2</sup>C bus and generate a start condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set, and the status code in the status register (S1STA) will be 08H. This status code must be used to vector to an interrupt service routine that loads S1DAT with the slave address and the data direction bit (SLA+W). The SI bit in S1CON must then be reset before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in S1STA are possible. There are 18H, 20H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 9. After a repeated start condition (state 10H). I<sup>2</sup>C may switch to the master receiver mode by loading S1DAT with SLA+R).

**Master Receiver Mode:** In the master receiver mode, a number of data bytes are received from a slave transmitter (see Figure 23). The transfer is initialized as in the master transmitter mode. When the start condition has been transmitted, the interrupt service routine must load S1DAT with the 7-bit slave address and the data direction bit (SLA+R). The SI bit in S1CON must then be cleared before the serial transfer can continue.

When the slave address and the data direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in S1STA are possible. These are 40H, 48H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 10. ENS1, CR1, and CR0 are not affected by the serial transfer and are not referred to in Table 10. After a repeated start condition (state 10H), I<sup>2</sup>C may switch to the master transmitter mode by loading S1DAT with SLA+W.

**Slave Receiver Mode:** In the slave receiver mode, a number of data bytes are received from a master transmitter (see Figure 24). To initiate the slave receiver mode, S1ADR and S1CON must be loaded as follows:

	AUXR#	Auxiliary	8EH	-	-	-	-	Fast/ Std I <sup>2</sup> C	-	-	AO	
--	-------	-----------	-----	---	---	---	---	----------------------------------	---	---	----	--

The upper 7 bits are the address to which I<sup>2</sup>C will respond when addressed by a master. If the LSB (GC) is set, I<sup>2</sup>C will respond to the general call address (00H); otherwise it ignores the general call address.

	7	6	Ŭ	•	•	-		•
S1CON	CR2	ENS1	STA	STO	SI	AA	CR1	CR0
(D8H)	Х	1	0	0	0	1	Х	Х

CR0, CR1, and CR2 do not affect  $I^2C$  in the slave mode. ENS1 must be set to logic 1 to enable  $I^2C$ . The AA bit must be set to enable  $I^2C$ to acknowledge its own slave address or the general call address. STA, STO, and SI must be reset.

When S1ADR and S1CON have been initialized, I<sup>2</sup>C waits until it is addressed by its own slave address followed by the data direction bit which must be "0" (W) for I<sup>2</sup>C to operate in the slave receiver mode. After its own slave address and the W bit have been received, the serial interrupt flag (I) is set and a valid status code can be read from S1STA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 11. The slave receiver mode may also be entered if arbitration is lost while I<sup>2</sup>C is in the master mode (see status 68H and 78H).

If the AA bit is reset during a transfer, I<sup>2</sup>C will return a not acknowledge (logic 1) to SDA after the next received data byte. While AA is reset, I<sup>2</sup>C does not respond to its own slave address or a general call address. However, the I<sup>2</sup>C bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate I<sup>2</sup>C from the I<sup>2</sup>C bus.




Figure 22. Format and States in the Master Transmitter Mode

## 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)





Figure 23. Format and States in the Master Receiver Mode



## 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 25. Format and States of the Slave Transmitter Mode

## Table 9. Master Transmitter Mode

STATUS STATUS OF THE		APPLICATION SC	OFTWA	RE RES	PONS			
CODE	I <sup>2</sup> C BUS AND HARDWARE	TO/FROM S1DAT		TO S1	CON		NEXT ACTION TAKEN BY AND I <sup>2</sup> C HARDWARE	
(S1STA)		TO/FROM SIDAT	STA	STO	SI	AA		
08H	A START condition has been transmitted	Load SLA+W	х	0	0	Х	SLA+W will be transmitted; ACK bit will be received	
10H	A repeated START condition has been transmitted	Load SLA+W or Load SLA+R	X X	0 0	0 0	X X	As above SLA+W will be transmitted; I <sup>2</sup> C will be switched to MST/REC mode	
18H	SLA+W has been transmitted; ACK has	Load data byte or	0	0	0	X	Data byte will be transmitted; ACK bit will be received	
	been received	no S1DAT action or	1	0	0	X	Repeated START will be transmitted;	
		no S1DAT action or	0	1	0	X X	STOP condition will be transmitted; STO flag will be reset STOP condition followed by a	
		no STDAT action			0		START condition will be transmitted; STO flag will be reset	
20H	SLA+W has been transmitted; NOT ACK	Load data byte or	0	0	0	X	Data byte will be transmitted; ACK bit will be received	
	has been received	no S1DAT action or	1	0	0	X	Repeated START will be transmitted;	
		no S1DAT action or	0	1	0	X	STOP condition will be transmitted; STO flag will be reset	
		no S1DAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset	
28H	Data byte in S1DAT has been transmitted; ACK	Load data byte or	0	0	0	X	Data byte will be transmitted; ACK bit will be received	
	has been received	no S1DAT action or	1	0	0	X	Repeated START will be transmitted;	
		no S1DAT action or	0	1	0	X	STOP condition will be transmitted; STO flag will be reset	
		no S1DAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset	
30H	Data byte in S1DAT has been transmitted; NOT	Load data byte or	0	0	0	X	Data byte will be transmitted; ACK bit will be received	
	ACK has been received	no S1DAT action or	1	0	0	X	Repeated START will be transmitted;	
		no S1DAT action or	0	1	0	X	STOP condition will be transmitted; STO flag will be reset	
		no S1DAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset	
38H	Arbitration lost in SLA+R/W or	No S1DAT action or	0	0	0	X	I <sup>2</sup> C bus will be released; not addressed slave will be entered	
	Data bytes	No S1DAT action	1	0	0	X	A START condition will be transmitted when the bus becomes free	

Product data

## Table 10. Master Receiver Mode

STATUS	_	APPLICATION SOFTWARE RESPONSE					
CODE	STATUS OF THE I <sup>2</sup> C BUS AND HARDWARE	TO/FROM S1DAT		TO S1	CON		NEXT ACTION TAKEN BY I <sup>2</sup> C HARDWARE
(S1STA)		TO/FROM STDAT	STA	STO	SI	AA	
08H	A START condition has been transmitted	Load SLA+R	Х	0	0	Х	SLA+R will be transmitted; ACK bit will be received
10H	A repeated START condition has been transmitted	Load SLA+R or Load SLA+W	X X	0 0	0 0	X X	As above SLA+W will be transmitted; I <sup>2</sup> C will be switched to MST/TRX mode
38H	Arbitration lost in NOT ACK bit	No S1DAT action or No S1DAT action	0	0 0	0 0	X X	I <sup>2</sup> C bus will be released; I <sup>2</sup> C will enter a slave mode A START condition will be transmitted when the bus becomes free
40H	SLA+R has been transmitted; ACK has been received	No S1DAT action or no S1DAT action	0	0 0	0 0	0 1	Data byte will be received; NOT ACK bit will be returned Data byte will be received; ACK bit will be returned
48H	SLA+R has been transmitted; NOT ACK has been received	No S1DAT action or no S1DAT action or no S1DAT action	1 0 1	0 1 1	0 0 0	X X X	Repeated START condition will be transmitted STOP condition will be transmitted; STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset
50H	Data byte has been received; ACK has been returned	Read data byte or read data byte	0 0	0 0	0 0	0 1	Data byte will be received; NOT ACK bit will be returned Data byte will be received; ACK bit will be returned
58H	Data byte has been received; NOT ACK has been returned	Read data byte or read data byte or read data byte	1 0 1	0 1 1	0 0 0	X X X	Repeated START condition will be transmitted STOP condition will be transmitted; STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset

Product data

## Table 11. Slave Receiver Mode

STATUS	STATUS OF THE	APPLICATION S	OFTWA		SPONS	6E	
CODE (S1STA)	I <sup>2</sup> C BUS AND HARDWARE	TO/FROM S1DAT		TO S1	CON		NEXT ACTION TAKEN BY I <sup>2</sup> C HARDWARE
(3131A)	HARDWARE		STA	STO	SI	AA	
60H	Own SLA+W has been received; ACK	No S1DAT action or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	has been returned	no S1DAT action	Х	0	0	1	Data byte will be received and ACK will be returned
68H	Arbitration lost in SLA+R/W as master; Own SLA+W has been received, ACK	No S1DAT action or no S1DAT action	X X	0	0	0	Data byte will be received and NOT ACK will be returned Data byte will be received and ACK will be returned
	returned						
70H	General call address (00H) has been	No S1DAT action or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	received; ACK has been returned	no S1DAT action	Х	0	0	1	Data byte will be received and ACK will be returned
78H	Arbitration lost in SLA+R/W as master; General call address has been received,	No S1DAT action or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	ACK has been returned	no S1DAT action	Х	0	0	1	Data byte will be received and ACK will be returned
80H	Previously addressed with own SLV	Read data byte or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	address; DATA has been received; ACK has been returned	read data byte	х	0	0	1	Data byte will be received and ACK will be returned
88H	Previously addressed with own SLA; DATA	Read data byte or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	byte has been received; NOT ACK has been returned	read data byte or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		read data byte or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		read data byte	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.
90H	Previously addressed with General Call; DATA byte has been	Read data byte or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	received; ACK has been returned	read data byte	х	0	0	1	Data byte will be received and ACK will be returned
98H	Previously addressed with General Call;	Read data byte or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	DATA byte has been received; NOT ACK has been returned	read data byte or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		read data byte or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		read data byte	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.

## Table 11. Slave Receiver Mode (Continued)

STATUS	STATUS OF THE	APPLICATION SC	OFTWA	RE RE	SPON	SE	
CODE	I <sup>2</sup> C BUS AND	TO/FROM S1DAT	TO S1CON				NEXT ACTION TAKEN BY I <sup>2</sup> C HARDWARE
(S1STA)	HARDWARE	TO/FROM STDAT	STA	STO	SI	AA	
A0H	A STOP condition or repeated START	No STDAT action or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	condition has been received while still addressed as	No STDAT action or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
	SLV/REC or SLV/TRX	No STDAT action or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		No STDAT action	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.

## Table 12. Slave Transmitter Mode

STATUS	STATUS OF THE	APPLICATION SO	OFTWA	RE RE	SPONS	ε	
CODE	I <sup>2</sup> C BUS AND HARDWARE	TO/FROM S1DAT		TO S1	CON		NEXT ACTION TAKEN BY I <sup>2</sup> C HARDWARE
(S1STA)	HARDWARE		STA	ѕто	SI	AA	
A8H	Own SLA+R has been received; ACK	Load data byte or	Х	0	0	0	Last data byte will be transmitted and ACK bit will be received
	has been returned	load data byte	Х	0	0	1	Data byte will be transmitted; ACK will be received
B0H	Arbitration lost in SLA+R/W as master; Own SLA+R has	Load data byte or	Х	0	0	0	Last data byte will be transmitted and ACK bit will be received
	been received, ACK has been returned	load data byte	Х	0	0	1	Data byte will be transmitted; ACK bit will be received
B8H	Data byte in S1DAT has been transmitted;	Load data byte or	Х	0	0	0	Last data byte will be transmitted and ACK bit will be received
	ACK has been received	load data byte	Х	0	0	1	Data byte will be transmitted; ACK bit will be received
C0H	Data byte in S1DAT has been transmitted;	No S1DAT action or	0	0	0	01	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	NOT ACK has been received	no S1DAT action or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		no S1DAT action or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		no S1DAT action	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.
C8H	Last data byte in S1DAT has been	No S1DAT action or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	transmitted (AA = 0); ACK has been received	no S1DAT action or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		no S1DAT action or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		no S1DAT action	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.

STATUS	STATUS OF THE	APPLICATION SO	OFTWA	RE RE	SPONS	SE .	
CODE	I <sup>2</sup> C BUS AND	TO/FROM S1DAT		TO S1	CON	_	NEXT ACTION TAKEN BY I <sup>2</sup> C HARDWARE
(S1STA)	HARDWARE	TO/FROM STDAT	STA	STO	SI	AA	
F8H	No relevant state information available; SI = 0	No S1DAT action	No	o S1CO	N actic	n	Wait or proceed current transfer
00H	Bus error during MST or selected slave modes, due to an illegal START or STOP condition. State 00H can also occur when interference causes I <sup>2</sup> C to enter an undefined state.	No S1DAT action	0	1	0	X	Only the internal hardware is affected in the MST or addressed SLV modes. In all cases, the bus is released and I <sup>2</sup> C is switched to the not addressed SLV mode. STO is reset.

#### Table 13. Miscellaneous States

**Slave Transmitter Mode:** In the slave transmitter mode, a number of data bytes are transmitted to a master receiver (see Figure 25). Data transfer is initialized as in the slave receiver mode. When S1ADR and S1CON have been initialized,  $l^2C$  waits until it is addressed by its own slave address followed by the data direction bit which must be "1" (R) for  $l^2C$  to operate in the slave transmitter mode. After its own slave address and the R bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from S1STA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 12. The slave transmitter mode may also be entered if arbitration is lost while  $l^2C$  is in the master mode (see state B0H).

If the AA bit is reset during a transfer, I<sup>2</sup>C will transmit the last byte of the transfer and enter state C0H or C8H. I<sup>2</sup>C is switched to the not addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all 1s as serial data. While AA is reset, I<sup>2</sup>C does not respond to its own slave address or a general call address. However, the I<sup>2</sup>C bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate I<sup>2</sup>C from the I<sup>2</sup>C bus.

**Miscellaneous States:** There are two S1STA codes that do not correspond to a defined I<sup>2</sup>C hardware state (see Table 13). These are discussed below.

#### S1STA = F8H:

This status code indicates that no relevant information is available because the serial interrupt flag, SI, is not yet set. This occurs between other states and when  $I^2C$  is not involved in a serial transfer.

#### S1STA = 00H:

This status code indicates that a bus error has occurred during an  $I^2C$  serial transfer. A bus error is caused when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. A bus error may also be caused when external interference disturbs the internal  $I^2C$  signals. When a bus error occurs, SI is set. To recover from a bus error, the STO flag must be set and SI must be cleared. This causes  $I^2C$  to enter the "not addressed" slave mode (a defined state) and to clear

the STO flag (no other bits in S1CON are affected). The SDA and SCL lines are released (a STOP condition is not transmitted).

**Some Special Cases:** The I<sup>2</sup>C hardware has facilities to handle the following special cases that may occur during a serial transfer:

Simultaneous Repeated START Conditions from Two Masters

A repeated START condition may be generated in the master transmitter or master receiver modes. A special case occurs if another master simultaneously generates a repeated START condition (see Figure 26). Until this occurs, arbitration is not lost by either master since they were both transmitting the same data.

If the I<sup>2</sup>C hardware detects a repeated START condition on the I<sup>2</sup>C bus before generating a repeated START condition itself, it will release the bus, and no interrupt request is generated. If another master frees the bus by generating a STOP condition, I<sup>2</sup>C will transmit a normal START condition (state 08H), and a retry of the total serial data transfer can commence.

#### DATA TRANSFER AFTER LOSS OF ARBITRATION

Arbitration may be lost in the master transmitter and master receiver modes (see Figure 18). Loss of arbitration is indicated by the following states in S1STA; 38H, 68H, 78H, and B0H (see Figures 22 and 23).


If the STA flag in S1CON is set by the routines which service these states, then, if the bus is free again, a START condition (state 08H) is transmitted without intervention by the CPU, and a retry of the total serial transfer can commence.


#### Forced Access to the $I^2C\ Bus$

In some applications, it may be possible for an uncontrolled source to cause a bus hang-up. In such situations, the problem may be caused by interference, temporary interruption of the bus or a temporary short-circuit between SDA and SCL.

If an uncontrolled source generates a superfluous START or masks a STOP condition, then the  $l^2C$  bus stays busy indefinitely. If the STA flag is set and bus access is not obtained within a reasonable amount of time, then a forced access to the  $l^2C$  bus is possible. This is achieved by setting the STO flag while the STA flag is still set. No STOP condition is transmitted. The  $l^2C$  hardware behaves as if a STOP condition was received and is able to transmit a START condition. The STO flag is cleared by hardware (see Figure 27).

## P83C654X2/P87C654X2








Figure 27. Forced Access to a Busy I<sup>2</sup>C Bus

I<sup>2</sup>C BUS OBSTRUCTED BY A LOW LEVEL ON SCL OR SDA An I<sup>2</sup>C bus hang-up occurs if SDA or SCL is pulled LOW by an uncontrolled source. If the SCL line is obstructed (pulled LOW) by a device on the bus, no further serial transfer is possible, and the I<sup>2</sup>C hardware cannot resolve this type of problem. When this occurs, the problem must be resolved by the device that is pulling the SCL bus line LOW.

If the SDA line is obstructed by another device on the bus (e.g., a slave device out of bit synchronization), the problem can be solved by transmitting additional clock pulses on the SCL line (see Figure 28). The I<sup>2</sup>C hardware transmits additional clock pulses when the STA flag is set, but no START condition can be generated because the SDA line is pulled LOW while the I<sup>2</sup>C bus is considered free. The I<sup>2</sup>C hardware attempts to generate a START condition after every two additional clock pulses on the SCL line. When the SDA line is eventually released, a normal START condition is transmitted, state 08H is entered, and the serial transfer continues.

If a forced bus access occurs or a repeated START condition is transmitted while SDA is obstructed (pulled LOW), the I<sup>2</sup>C hardware

performs the same action as described above. In each case, state 08H is entered after a successful START condition is transmitted and normal serial transfer continues. Note that the CPU is not involved in solving these bus hang-up problems.

#### **BUS ERROR**

A bus error occurs when a START or STOP condition is present at an illegal position in the format frame. Examples of illegal positions are during the serial transfer of an address byte, a data or an acknowledge bit.

The I<sup>2</sup>C hardware only reacts to a bus error when it is involved in a serial transfer either as a master or an addressed slave. When a bus error is detected, I<sup>2</sup>C immediately switches to the not addressed slave mode, releases the SDA and SCL lines, sets the interrupt flag, and loads the status register with 00H. This status code may be used to vector to a service routine which either attempts the aborted serial transfer again or simply recovers from the error condition as shown in Table 13.




Figure 28. Recovering from a Bus Obstruction Caused by a Low Level on SDA

### Software Examples of I<sup>2</sup>C Service Routines: This section

- consists of a software example for:
- Initialization of I<sup>2</sup>C after a RESET
- Entering the I<sup>2</sup>C interrupt routine
- The 26 state service routines for the
  - Master transmitter mode
  - Master receiver mode
  - Slave receiver mode
  - Slave transmitter mode

#### INITIALIZATION

In the initialization routine, I<sup>2</sup>C is enabled for both master and slave modes. For each mode, a number of bytes of internal data RAM are allocated to the SIO to act as either a transmission or reception buffer. In this example, 8 bytes of internal data RAM are reserved for different purposes. The data memory map is shown in Figure 29. The initialization routine performs the following functions:

- S1ADR is loaded with the part's own slave address and the general call bit (GC)
- P1.6 and P1.7 bit latches are loaded with logic 1s
- RAM location HADD is loaded with the high-order address byte of the service routines
- The I<sup>2</sup>C interrupt enable and interrupt priority bits are set
- The slave mode is enabled by simultaneously setting the ENS1 and AA bits in S1CON and the serial clock frequency (for master modes) is defined by loading CR0 and CR1 in S1CON. The master routines must be started in the main program.

The  $I^2C$  hardware now begins checking the  $I^2C$  bus for its own slave address and general call. If the general call or the own slave address is detected, an interrupt is requested and S1STA is loaded with the appropriate state information. The following text describes a fast method of branching to the appropriate service routine. I<sup>2</sup>C INTERRUPT ROUTINE

When the I<sup>2</sup>C interrupt is entered, the PSW is first pushed on the stack. Then S1STA and HADD (loaded with the high-order address byte of the 26 service routines by the initialization routine) are pushed on to the stack. S1STA contains a status code which is the lower byte of one of the 26 service routines. The next instruction is RET, which is the return from subroutine instruction. When this instruction is executed, the high and low order address bytes are popped from stack and loaded into the program counter.

The next instruction to be executed is the first instruction of the state service routine. Seven bytes of program code (which execute in eight machine cycles) are required to branch to one of the 26 state service routines.

SI	PUSH	PSW	Save PSW
	PUSH	S1STA	Push status code
			(low order address byte)
	PUSH RET	HADD	Push high order address byte Jump to state service routine

The state service routines are located in a 256-byte page of program memory. The location of this page is defined in the initialization routine. The page can be located anywhere in program memory by loading data RAM register HADD with the page number. Page 01 is chosen in this example, and the service routines are located between addresses 0100H and 01FFH.

#### THE STATE SERVICE ROUTINES

The state service routines are located 8 bytes from each other. Eight bytes of code are sufficient for most of the service routines. A few of the routines require more than 8 bytes and have to jump to other locations to obtain more bytes of code. Each state routine is part of the I<sup>2</sup>C interrupt routine and handles one of the 26 states. It ends with a RETI instruction which causes a return to the main program.




Figure 29. I<sup>2</sup>C Data Memory Map

MASTER TRANSMITTER AND MASTER RECEIVER MODES The master mode is entered in the main program. To enter the master transmitter mode, the main program must first load the internal data RAM with the slave address, data bytes, and the number of data bytes to be transmitted. To enter the master receiver mode, the main program must first load the internal data RAM with the slave address and the number of data bytes to be received. The R/W bit determines whether I<sup>2</sup>C operates in the master transmitter or master receiver mode.

Master mode operation commences when the STA bit in S1CION is set by the SETB instruction and data transfer is controlled by the master state service routines in accordance with Table 9, Table 10, Figure 22, and Figure 23. In the example below, 4 bytes are transferred. There is no repeated START condition. In the event of lost arbitration, the transfer is restarted when the bus becomes free. If a bus error occurs, the I<sup>2</sup>C bus is released and I<sup>2</sup>C enters the not selected slave receiver mode. If a slave device returns a not acknowledge, a STOP condition is generated.

A repeated START condition can be included in the serial transfer if the STA flag is set instead of the STO flag in the state service routines vectored to by status codes 28H and 58H. Additional software must be written to determine which data is transferred after a repeated START condition.

#### SLAVE TRANSMITTER AND SLAVE RECEIVER MODES

After initialization, I<sup>2</sup>C continually tests the I<sup>2</sup>C bus and branches to one of the slave state service routines if it detects its own slave address or the general call address (see Table 11, Table 12, Figure 24, and Figure 25). If arbitration was lost while in the master mode, the master mode is restarted after the current transfer. If a bus error

Product data

occurs, the  $\mathsf{I}^2\mathsf{C}$  bus is released and  $\mathsf{I}^2\mathsf{C}$  enters the not selected slave receiver mode.

In the slave receiver mode, a maximum of 8 received data bytes can be stored in the internal data RAM. A maximum of 8 bytes ensures that other RAM locations are not overwritten if a master sends more bytes. If more than 8 bytes are transmitted, a not acknowledge is returned, and I<sup>2</sup>C enters the not addressed slave receiver mode. A maximum of one received data byte can be stored in the internal data RAM after a general call address is detected. If more than one byte is transmitted, a not acknowledge is returned and I<sup>2</sup>C enters the not addressed slave receiver mode.

In the slave transmitter mode, data to be transmitted is obtained from the same locations in the internal data RAM that were previously loaded by the main program. After a not acknowledge has been returned by a master receiver device, I<sup>2</sup>C enters the not addressed slave mode.

ADAPTING THE SOFTWARE FOR DIFFERENT APPLICATIONS The following software example shows the typical structure of the interrupt routine including the 26 state service routines and may be used as a base for user applications. If one or more of the four modes are not used, the associated state service routines may be removed but, care should be taken that a deleted routine can never be invoked.

This example does not include any time-out routines. In the slave modes, time-out routines are not very useful since, in these modes,  $I^2C$  behaves essentially as a passive device. In the master modes, an internal timer may be used to cause a time-out if a serial transfer is not complete after a defined period of time. This time period is defined by the system connected to the  $I^2C$  bus.

	*********	*******	*****	*****
	! SI01 EQU			
	:	******		
		ONS OF THE SI01 SPECIAL FUNCTION R		*****
00D8 00D9 00DA 00DB	S1CON S1STA S1DAT S1ADR	–0xd8 –0xd9 –0xda –0xdb		
00A8 00B8	IEN0 IP0	–0xa8 –02b8		
	! BIT LOC/	ATIONS		
00DD 00BD	STA SI01HP	–0xdd –0xbd	! STA bit ir ! IP0, SI01	n S1CON Priority bit
	! IMMEDIA	TE DATA TO WRITE INTO REGISTER S10	CON	
00D5	•	TSTA_STO_NOTSI_AA_CR0	–0xd5	! Generates STOP
00C5	ENS1_NO	TSTA_NOTSTO_NOTSI_AA_CR0	-0xc5	! (CR0 = 100kHz) ! Releases BUS and ! ACK
00C1	ENS1_NO	TSTA_NOTSTO_NOTSI_NOTAA_CR0	-0xc1	! Releases BUS and ! NOT ACK
00E5	ENS1_ST	A_NOTSTO_NOTSI_AA_CR0	-0xe5	! Releases BUS and ! set STA
	<b> </b> **********	*******	*****	*******
	! GENERA	L IMMEDIATE DATA		
0031	OWNSLA		! Own SLA	A+General Call written into S1ADR
00A0	ENSI01	-0xa0	! EA+ES1	, enable I <sup>2</sup> C interrupt written into IEN0
0001	PAG1	-0x01		G1 as HADD
00C0 00C1	SLAW SLAR	-0xc0 -0xc1	-	o be transmitted b be transmitted
0018	SELRB3	-0x18		egister Bank 3
	! LOCATIC	DNS IN DATA RAM		
0030	! MTD	-0x30		X/DATA base address
0038	MRD	-0x38		C/DATA base address
0040	SRD	-0x40		C/DATA base address
0048	STD	-0x48	! SLV/TRX	C/DATA base address
0053	BACKUP	-0x53	! To restor	rom NUMBYTMST e NUMBYTMST in case itration Loss.
0052	NUMBYTN	/IST –0x52		of bytes to transmit
0051	SLA	–0x51		SLA+R/W to be
0050	HADD	-0x50	! High Adc ! till STATE	Iress byte for STATE 0 E 25.

## P83C654X2/P87C654X2

**! INITIALIZATION ROUTINE** ! Example to initialize IIC Interface as slave receiver or slave transmitter and ! start a MASTER TRANSMIT or a MASTER RECEIVE function. 4 bytes will be transmitted or received. .sect strt 0x00 .base 0000 4100 ajmp INIT ! RESET initial .sect .base 0x200 0200 75DB31 INIT: S1ADR,#OWNSLA ! Load own SLA + enable mov ! general call recognition 0203 D296 P1(6) ! P1.6 High level. setb ! P1.7 High level. 0205 D297 setb P1(7) 0207 755001 HADD,#PAG1 mov IEN0,#ENSI01 ! Enable SI01 interrupt 020A 43A8A0 orl 020D C2BD clr SI01HP ! SI01 interrupt low priority S1CON, #ENS1\_NOTSTA\_NOTSTO\_NOTSI\_AA\_CR0 75D8C5 020F mov ! Initialize SLV funct. |\_\_\_\_\_\_ **! START MASTER TRANSMIT FUNCTION** 0212 755204 mov NUMBYTMST,#0x4 ! Transmit 4 bytes. 0215 7551C0 mov SLA,#SLAW ! SLA+W, Transmit funct. ! set STA in S1CON 0218 D2DD setb STA \_\_\_\_\_ **! START MASTER RECEIVE FUNCTION** \_\_\_\_\_ mov NUMBYTMST,#0x4 021A 755204 ! Receive 4 bytes. 021D 7551C1 mov SLA,#SLAR ! SLA+R, Receive funct. 0220 D2DD setb STA ! set STA in S1CON **! SI01 INTERRUPT ROUTINE** intvec ! SI01 interrupt vector .sect .base 0x00 ! S1STA and HADD are pushed onto the stack. ! They serve as return address for the RET instruction. ! The RET instruction sets the Program Counter to address HADD, ! S1STA and jumps to the right subroutine. 002B C0D0 push psw ! save psw 002D C0D9 push S1STA 002F C050 push HADD 0031 22 ret ! JMP to address HADD, S1STA. l\_\_\_\_\_\_ ! STATE : 00, Bus error. ! ACTION : Enter not addressed SLV mode and release bus. STO reset. I\_\_\_\_\_ .sect st0 .base 0x100 0100 75D8D5 S1CON,#ENS1\_NOTSTA\_STO\_NOTSI\_AA\_CR0 ! clr SI mov ! set STO,AA 0103 D0D0 pop psw

32

0105

reti

## P83C654X2/P87C654X2

		•			***************************************	
		! ! MASTER	STATE SE	RVICE	ROUTINES	
		· ! State 08 a ! The R/W I ! MST/TRX	and State 10 bit decides mode or w	0 are bo whethe rithin M	oth for MST/TRX and MST/REC. er the next state is within ST/REC mode.	
		I				
		! STATE ! ACTION	: 08, A, ST : SLA+R/V	FART c V are tr	ondition has been transmitted. ransmitted, ACK bit is received.	
		! .sect .base	mts8 0x108			
0108 010B	8551DA 75D8C5				S1DAT,SLA S1CON,#ENS1_NOTSTA_NOTSTO	!Load SLA+R/W _NOTSI_AA_CR0 !clr_SI
010E	01A0			ajmp	INITBASE1	
		!	transmitt : SLA+R/V	ed.	START condition has been ransmitted, ACK bit is received.	
		.sect .base	mts10 0x110			
0110 0113	8551DA 75D8C5				S1DAT,SLA S1CON,#ENS1_NOTSTA_NOTSTO	! Load SLA+R/W _NOTSI_AA_CR0 ! clr SI
010E	01A0			ajmp	INITBASE1	
00A0 00A3 00A5 00A7 00AA 00AC	75D018 7930 7838 855253 D0D0 32	.sect .base INITBASE1	ibase1 0xa0 :		r1,#MTD r0,#MRD	! Save initial value
		! MASTER ! MASTER !******** !******** ! STATE ! ACTION ! .sect	TRANSMIT TRANSMIT : 18, Previ ACK has : First DAT mts18	ITER S ious sta been r	ate was STATE 8 or STATE 10, SLA+V	******
0118 011B 011D	75D018 87DA 01B5	.base	0x118	mov	psw,#SELRB3 S1DAT,@r1 CON	

#### 2003 Feb 13

		I			
		! STATE ! ACTION !	: 20, SLA- : Transmit	+W hav STOP	e been transmitted, NOT ACK has been received condition.
		.sect .base	mts20 0x120		
0120	75D8D5			mov	S1CON,#ENS1_NOTSTA_STO_NOTSI_AA_CR0 ! set STO, clr SI
0123 0125	D0D0 32			pop reti	psw
		! ACTION !	: 28, DATA : If Transn else tran	A of S1I nitted D Ismit ne	DAT have been transmitted, ACK received. ATA is last DATA then transmit a STOP condition, ext DATA.
		.sect .base	mts28 0x128		
0128 012B	D55285 75D8D5				NUMBYTMST,NOTLDAT1 ! JMP if NOT last DATA S1CON,#ENS1_NOTSTA_STO_NOTSI_AA_CR0 ! clr SI, set AA
012E	01B9			ajmp	RETmt
		.sect .base	mts28sb 0x0b0		
00B0 00B3	75D018 87DA	NOTLDAT	1:		psw,#SELRB3 S1DAT.@r1
00B5	75D8C5	CON:			S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA
00B8 00B9	09 D0D0	RETmt	·	inc pop	r1 psw
00BB	32		-	reti	
		! STATE ! ACTION	: 30, DATA : Transmit	A of S1	DAT have been transmitted, NOT ACK received. P condition.
		! .sect .base	mts30 0x130		
0130	75D8D5			mov	S1CON,#ENS1_NOTSTA_STO_NOTSI_AA_CR0 ! set STO, clr SI
0133 0135	D0D0 32			pop reti	psw
		! STATE ! ACTION !	: Bus is re A new S	ration lo leased TART c	ost in SLA+W or DATA. , not addressed SLV mode is entered. ondition is transmitted when the IIC bus is free again.
		.sect .base	mts38 0x138		
0138 013B 013E	75D8E5 855352 01B9			mov mov ajmp	S1CON,#ENS1_STA_NOTSTO_NOTSI_AA_CR0 NUMBYTMST,BACKUP RETmt

		!*********	************		***************************************	
		! ! MASTER	RECEIVER	R STATI	E SERVICE ROUTINES	
		•			***************************************	
		•	: 40, Previ	ious sta	ate was STATE 08 or STATE 10,	
		! ! ACTION			en transmitted, ACK received. ceived, ACK returned.	
		! .sect .base	mts40 0x140		· · ·	
0140	75D8C5			mov	S1CON,#ENS1_NOTSTA_NOTS	STO NOTSI AA CRO
0143	D0D0			рор	psw	! clr STA, STO, SI set AA
0145	32			reti	paw	
		!				
		! ACTION	: STOP co	ondition	e been transmitted, NOT ACK rece will be generated.	
		.sect	mts48			
		.base	0x148			
0148	75D8D5	STOP:		mov	S1CON,#ENS1_NOTSTA_STO_	NOTSI_AA_CR0 ! set STO, clr SI
014B 014D	D0D0 32			pop reti	psw	,
0140	52					
		•			been received, ACK returned.	
		! ACTION	: Read DA		S1DAT. ceived, if it is last DATA	
			then NO	T ACK	will be returned else ACK will be re	
		!	mrs50			
		.base	0x150			
0150	75D018				psw,#SELRB3	Deed received DATA
0153 0155	A6DA 01C0				@r0,S1DAT REC1	! Read received DATA
		.sect	mrs50s			
		.base	0xc0			
00C0	D55205	REC1:		djnz	NUMBYTMST,NOTLDAT2	
00C3	75D8C1			mov	S1CON,#ENS1_NOTSTA_NOTS	TO_NOTSI_NOTAA_CR0 ! clr_SI,AA
00C6 00C8	8003 75D8C5	NOTLDAT	2:	sjmp mov	RETmr S1CON,#ENS1_NOTSTA_NOTS	TO_NOTSI_AA_CR0
00CB	08	RETmr:		inc	rO	! clr SI, set AA
00CC 00CE	D0D0 32			pop reti	psw	
		! STATE ! ACTION	:58, DATA :Read DA	A have	been received, NOT ACK returned S1DAT and generate a STOP cond	l. ition.
		! .sect	mrs58			
		.base	0x158			
0158	75D018			mov	psw,#SELRB3	
015B 015D	A6DA 80E9			mov sjmp	@R0,S1DAT STOP	

1\*\*\*\*\*

		! SLAVE R ! SLAVE R !***********	ECEIVER S	********* STATE \$ *********	SERVICE ROUTINES	******
		! STATE ! ACTION	:60, Own :DATA wi	SLA+V Il be rec	V have been received, ACK returned ceived and ACK returned.	
		.sect .base	srs60 0x160			
0160	75D8C5			mov	S1CON,#ENS1_NOTSTA_NOTST	O_NOTSI_AA_CR0 !clr SI, set AA
0163 0166	75D018 01D0	.sect	insrd	mov ajmp	psw,#SELRB3 INITSRD	
		.base	0xd0			
00D0 00D2 00D4 00D6	7840 7908 D0D0 32	INITSRD:		mov mov pop reti	r0,#SRD r1,#8 psw	
		! STATE !	: 68, Arbit Own SL/ : DATA wi	ration lo A+W ha II be rec	ost in SLA and R/W as MST type been received, ACK returned ceived and ACK returned. start MST mode after the bus is free	
		.sect .base	srs68 0x168			
0168 016B 016E	75D8E5 75D018 01D0			ajmp	psw,#SELRB3	
			:70, Gene :DATA wi	eral call Il be rec	has been received, ACK returned.	
		.sect .base	srs70 0x170			
0170	75D8C5			mov	S1CON,#ENS1_NOTSTA_NOTST	O_NOTSI_AA_CR0 !clr SI, set AA
0173 0176	75D018 01D0			mov ajmp	psw,#SELRB3 initsrd	! Initialize SRD counter
		!	General DATA wi STA is s	call has Il be rec et to res	ost in SLA+R/W as MST. been received, ACK returned. ceived and ACK returned. start MST mode after the bus is free	again.
		.sect .base	srs78 0x178			
0178 017B 017E	75D8E5 75D018 01D0	.5466	5,110	mov mov ajmp	S1CON,#ENS1_STA_NOTSTO_N psw,#SELRB3 INITSRD	DTSI_AA_CR0 ! Initialize SRD counter

#### 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

#### l\_\_\_\_\_\_ ! STATE : 80, Previously addressed with own SLA. DATA received, ACK returned. ! ACTION : Read DATA. IF received DATA was the last THEN superfluous DATA will be received and NOT ACK returned ELSE next DATA will be received and ACK returned. !---.sect srs80 0x180 .base mov psw,#SELRB3 0180 75D018 0183 A6DA mov @r0.S1DAT ! Read received DATA 0185 01D8 ajmp REC2 srs80s .sect 0xd8 .base 00D8 D906 r1,NOTLDAT3 REC2: dinz 00DA 75D8C1 LDAT: S1CON,#ENS1\_NOTSTA\_NOTSTO\_NOTSI\_NOTAA\_CR0 mov ! clr SI,AA 00DD D0D0 pop psw 00DF 32 reti 00E0 75D8C5 NOTLDAT3: S1CON,#ENS1\_NOTSTA\_NOTSTO\_NOTSI\_AA\_CR0 mov ! clr SI, set AA 00E3 08 rO inc 00E4 D0D0 RETsr: pop psw 00E6 32 reti ! STATE : 88, Previously addressed with own SLA. DATA received NOT ACK returned. ! ACTION : No save of DATA, Enter NOT addressed SLV mode. Recognition of own SLA. General call recognized, if S1ADR. 0-1. I\_ \_ \_ srs88 .sect .base 0x188 S1CON,#ENS1\_NOTSTA\_NOTSTO\_NOTSI\_AA\_CR0 0188 75D8C5 mov ! clr SI, set AA 018B 01E4 ajmp RETsr \_\_\_\_\_ : 90, Previously addressed with general call. ! STATE DATA has been received, ACK has been returned. ! ACTION : Read DATA. After General call only one byte will be received with ACK the second DATA will be received with NOT ACK. DATA will be received and NOT ACK returned. 1\_ .sect srs90 0x190 .base 75D018 0190 mov psw,#SELRB3 0193 A6DA @r0,S1DAT ! Read received DATA mov 0195 01DA ajmp LDAT ! STATE : 98, Previously addressed with general call. DATA has been received, NOT ACK has been returned. ! ACTION : No save of DATA, Enter NOT addressed SLV mode. Recognition of own SLA. General call recognized, if S1ADR. 0-1. I\_\_\_\_ \_\_\_\_\_ srs98 .sect .base 0x198 75D8C5 S1CON,#ENS1\_NOTSTA\_NOTSTO\_NOTSI\_AA\_CR0 0198 mov ! clr SI, set AA D0D0 019B psw DOD 019D 32 reti

		L			
		! STATE !	: A0, A ST while stil : No save	FOP co Il addre of DAT	ndition or repeated START has been received, ssed as SLV/REC or SLV/TRX. A, Enter NOT addressed SLV mode. own SLA. General call recognized, if S1ADR. 0–1.
		! .sect .base	srsA0 0x1a0		
01A0	75D8C5			mov	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr_SI, set_AA
01A3 01A5	D0D0 32			pop reti	psw
		!************* ! SLAVE TI !**************	RANSMITT	******** ER ST/ ********	ATE SERVICE ROUTINES
		! STATE ! ACTION	: A8, Own : DATA wi	n SLA+F ill be tra	R received, ACK returned.
		.sect .base	stsa8 0x1a8		
01A8 01AB	8548DA 75D8C5			mov mov	S1DAT,STD ! load DATA in S1DAT S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA
01AE	01E8			ajmp	INITBASE2
00E8 00EB 00ED 00EE 00F0	75D018 7948 09 D0D0 32	.sect .base INITBASE2	ibase2 0xe8 2:	mov mov inc pop reti	psw,#SELRB3 r1, #STD r1 psw
		! STATE ! ACTION ! !	: B0, Arbit : DATA wi STA is s  stsb0	tration I ill be tra	ost in SLA and R/W as MST. Own SLA+R received, ACK returned. Insmitted, A bit received. Instart MST mode after the bus is free again.
01B0 01B3 01B6	8548DA 75D8E5 01E8	.base	0x1b0	mov	S1DAT,STD ! load DATA in S1DAT S1CON,#ENS1_STA_NOTSTO_NOTSI_AA_CR0 INITBASE2

		! ACTION	: DATA wil	A has b I be tra	een transmitted, ACK received. nsmitted, ACK bit is received.
01B8 01BB 01BD	75D018 87DA 01F8	! .sect .base	stsb8 0x1b8	mov mov	psw,#SELRB3 S1DAT,@r1 SCON
		.sect .base	scn 0xf8		
00F8	75D8C5	SCON:		mov	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr_SI, set_AA
00FB 00FC 00FE	09 D0D0 32			inc pop reti	r1 psw
		! ACTION	: C0, DATA	A has b t addre:	een transmitted, NOT ACK received. ssed SLV mode.
		.sect .base	stsc0 0x1c0		
01C0	75D8C5	.base	UXICO	mov	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA
01C3 01C5	D0D0 32			pop reti	psw
			: C8, Last : Enter not	DATA I addre	has been transmitted (AA=0), ACK received. ssed SLV mode.
		.sect .base	stsc8 0x1c8		
01C8	75D8C5	.base	UXICO	mov	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA
01CB 01CD	D0D0 32			pop reti	psw
		!********** ! END OF !******	SI01 INTER	RUPT	ROUTINE

#### **Interrupt Priority Structure**

The P8xC654X2 has an 8 source four-level interrupt structure (see Table 14).

There are four SFRs associated with the four-level interrupt. They are IE, IEN1, IP, and IPH. The IPH (Interrupt Priority High) register makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 32.

The function of the IPH SFR, when combined with the IP SFR, determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORI	TY BITS	
IPH.x	IP.x	
0	0	Level 0 (lowest priority)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest priority)

### Table 14. Interrupt Table

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X0	1	IE0	N (L) <sup>1</sup> Y (T) <sup>2</sup>	03H
SI01 (I2C)	2	-	Ν	2BH
ТО	3	TP0	Y	0BH
X1	4	IE1	N (L) Y (T)	13H
T1	5	TF1	Y	1BH
SP	6	RI, TI	N	23H
T2	7	TF2, EXF2	N	3BH

NOTES:

1. L = Level activated

2. T = Transition activated

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels rather than two as on the 80C51. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

		7	6	5	4	3	2	1	0	
	IE (0A8H)	EA	-	ET2	ES	ET1	EX1	ET0	EX0	
			Bit = 1 ena Bit = 0 dis	ables the i ables it.	nterrupt.					
BIT	SYMBOL	FUNC	TION							
IE.7	EA		<b>FUNCTION</b> Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually enabled or disabled by setting or clearing its enable bit.							
IE.6	-	-			•	•				
IE.5	ET2	Timer	2 interrup	enable b	it.					
IE.4	ES	Serial	Port inter	upt enabl	e bit.					
IE.3	ET1	Timer	1 interrup	enable b	it.					
IE.2	EX1	Extern	al interrup	t 1 enable	e bit.					
IE.1	ET0	Timer	0 interrup	enable b	it.					
IE.0	EX0	Extern	al interrup	ot 0 enable	e bit.					

Figure 30. IE Registers

# 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

		7	6	5	4	3	2	1	0
	IP (0B8H)	_	_	PT2	PS	PT1	PX1	PT0	PX0
				signs high signs low p					
BIT	SYMBOL	FUNC	TION						
IP.7	-	-							
IP.6	-	-							
IP.5	PT2	Timer	2 interrup	t priority b	it.				
IP.4	PS	Serial	Port inter	upt priorit	y bit.				
IP.3	PT1	Timer	1 interrup	t priority b	it.				
IP.2	PX1	Extern	al interrup	ot 1 priority	/ bit.				
IP.1	PT0	Timer	0 interrup	t priority b	it.				
IP.0	PX0	Extern	al interrup	ot 0 priority	/ bit.				SU0174

## Figure 31. IP Registers

	_	7	6	5	4	3	2	1	0
IPH (	(B7H)	-	-	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
	-			signs high signs lowe					
BIT	SYMBOL	FUNC	TION						
IPH.7	-	-							
IPH.6	-	-							
IPH.5	PT2H	Timer	2 interrup	t priority b	it high.				
IPH.4	PSH	Serial	Port inter	rupt priorit	y bit high.				
IPH.3	PT1H	Timer	1 interrup	t priority b	it high.				
IPH.2	PX1H	Extern	al interrup	ot 1 priority	/ bit high.				
IPH.1	PT0H	Timer	0 interrup	t priority b	it high.				
IPH.0	PX0H	Extern	al interrup	ot 0 priority	/ bit high.				SU017

## Figure 32. IPH Registers

### Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output unless the CPU needs to perform an off-chip memory access.

### **Reduced EMI Mode**

#### AUXR (8EH)

7	6	5	4	3	2	1	0
-	-	-	-	Fast/ STD I <sup>2</sup> C	-	-	AO

AUXR.0 AO

See more detailed description in Figure NO TAG.

### Dual DPTR

The dual DPTR structure (see Figure 33) is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

- New Register Name: AUXR1#
- SFR Address: A2H
- Reset Value: xxxxxx0B

#### AUXR1 (A2H)

7	6	5	4	3	2	1	0
-	-	-	LPEP	GFS	0	-	DPS

Where:

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

Select Reg	DPS
DPTR0	0
DPTR1	1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

The GPS bit is a general purpose user-defined flag. Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to be quickly toggled simply by executing an INC AUXR1 instruction without affecting the GPS bit.

P83C654X2/P87C654X2




Figure 33.

#### **DPTR Instructions**

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See *Application Note AN458* for more details.




Figure 34. Internal and External Data Memory Address Space with EXTRAM = 0

WDT is disabled at reset.

80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

HARDWARE WATCHDOG TIMER (ONE-TIME

ENABLED WITH RESET-OUT FOR P8XC654X2)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a

14-bit counter and the WatchDog Timer reset (WDTRST) SFR. The

## P83C654X2/P87C654X2

#### Using the WDT

To enable the WDT, the user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT, the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When the WDT overflows, it will generate an output RESET pulse at the reset pin (see note below). The RESET pulse duration is  $98 \times T_{OSC}$  (6-clock mode; 196 in 12-clock mode), where  $T_{OSC} = 1/f_{OSC}$ . To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

## **ABSOLUTE MAXIMUM RATINGS1**, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on $\overline{EA}/V_{PP}$ pin to V <sub>SS</sub>	0 to +13.0	V
Voltage on any other pin to V <sub>SS</sub> <sup>4</sup>	-0.5 to +6.0	V
Maximum I <sub>OL</sub> per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied. 1.

This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise

noted.

4. Transient voltage only.

### **AC ELECTRICAL CHARACTERISTICS**

 $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C

					CLOCK FREQUENCY RANGE		
SYMBOL	FIGURE	PARAMETER	OPERATING MODE	POWER SUPPLY VOLTAGE	MIN	MAX	UNIT
1/t <sub>CLCL</sub>	40	Oscillator frequency	6-clock	5 V ± 10%	0	30	MHz
			6-clock	2.7 V to 5.5 V	0	16	MHz
			12-clock	5 V ± 10%	0	33	MHz
			12-clock	2.7 V to 5.5 V	0	16	MHz

## DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0 \degree C$  to +70  $\degree C$  or -40  $\degree C$  to +85  $\degree C$ ;  $V_{CC} = 2.7 V$  to 5.5 V;  $V_{SS} = 0 V$  (16 MHz max. CPU clock)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP <sup>1</sup>	MAX	1
V <sub>IL</sub>	Input low voltage <sup>11</sup> , except P1.6 and P1.7	4.0 V < V <sub>CC</sub> < 5.5 V	-0.5		0.2 V <sub>CC</sub> -0.1	V
		2.7 V < V <sub>CC</sub> < 4.0 V	-0.5		0.7 V <sub>CC</sub>	V
V <sub>IL1</sub>	Input low voltage to EA		-0.5		0.2V <sub>DD</sub> -0.3	V
V <sub>IL2</sub>	Input low voltage to P1.6/SCL, P1.7/SDA <sup>5</sup>		-0.5		0.3V <sub>DD</sub>	V
VIH	Input high voltage (ports 0, 1, 2, 3, EA)		0.2 V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST <sup>11</sup>		0.7 V <sub>CC</sub>	1	V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output low voltage, ports 1, 2 <sup>8</sup> , except P1.6 and P1.7	$V_{CC} = 2.7 \text{ V}; I_{OL} = 1.6 \text{ mA}^2$	-		0.4	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN <sup>8, 7</sup>	$V_{CC} = 2.7 \text{ V}; I_{OL} = 3.2 \text{ mA}^2$	-		0.4	V
V <sub>OL2</sub>	Output low voltage, P1.6/SCL, P1.7/SDA	<sup>I</sup> <sub>OL</sub> = 3.0 mA <sup>7</sup>	-		0.4	V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3 3	V <sub>CC</sub> = 2.7 V; I <sub>OH</sub> = -20 μA	V <sub>CC</sub> – 0.7		-	V
		V <sub>CC</sub> = 4.5 V; I <sub>OH</sub> = –30 μA	V <sub>CC</sub> – 0.7		-	V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	$V_{CC} = 2.7 \text{ V}; I_{OH} = -3.2 \text{ mA}$	V <sub>CC</sub> – 0.7		-	V
IIL	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4 V	-1		-50	μA
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	V <sub>IN</sub> = 2.0 V; See note 4	-		-650	μA
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	-		±10	μA
ICC	Power supply current (see Figure 43 and Source Code):					
	Active mode @ 16 MHz					μA
	Idle mode @ 16 MHz					μA
	Power-down mode or clock stopped (see Figure 39 for conditions) <sup>12</sup>	$T_{amb} = 0 \ ^{\circ}C$ to 70 $^{\circ}C$		2	30	μA
		T <sub>amb</sub> = -40 °C to +85 °C		3	50	μA
V <sub>RAM</sub>	RAM keep-alive voltage		1.2			V
R <sub>RST</sub>	Internal reset pull-down resistor		40		225	kΩ
C <sub>IO</sub>	Pin capacitance <sup>10</sup> (except EA)		-		15	pF

NOTES:

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.

3. Capacitive loading on ports 0 and 2 may cause the  $V_{OH}$  on ALE and  $\overline{PSEN}$  to momentarily fall below the  $V_{CC}$ –0.7 specification when the address bits are stabilizing.

- 4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2 V.
- 5. See Figures 45 through 48 for  $I_{CC}$  test conditions and Figure 43 for  $I_{CC}$  vs. Frequency 12-clock mode characteristics:

Active mode (operating):  $I_{CC} = 1.0 \text{ mA} + 1.1 \text{ mA} \times \text{FREQ.[MHz]}$ Active mode (reset):

 $I_{CC} = 7.0 \text{ mA} + 0.6 \text{ mA} \times \text{FREQ.[MHz]}$ 

Idle mode: 
$$I_{CC} = 1.0 \text{ mA} + 0.22 \text{ mA} \times \text{FREQ.[MHz]}$$

6. This value applies to  $T_{amb} = 0$  °C to +70 °C. For  $T_{amb} = -40$  °C to +85 °C,  $I_{TL} = -750 \ \mu$ A.

7. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

8. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows: 15 mA (\*NOTE: This is 85 °C specification.)

- Maximum IOL per port pin: 26 mA
- Maximum IOL per 8-bit port: Maximum total I<sub>OL</sub> for all outputs: 71 mA

If I<sub>OL</sub> exceeds the test condition, V<sub>OL</sub> may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 9. ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).

<sup>1.</sup> Typical ratings are not guaranteed. Values listed are based on tests conducted on limited number of samples at room temperature.

- To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INT0 and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.
   Power down mode for 3 V range: Commercial Temperature Range typ: 0.5 μA, max. 20 μA; Industrial Temperature Range typ. 1.0 μA,
- max. 30 µA;

### DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0 \degree C$  to +70  $\degree C$  or -40  $\degree C$  to +85  $\degree C$ ; V<sub>CC</sub> = 5 V ±10%; V<sub>SS</sub> = 0 V (30/33 MHz max. CPU clock)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT	
			MIN	TYP <sup>1</sup>	MAX	1
V <sub>IL</sub>	Input low voltage <sup>11</sup>	4.5 V < V <sub>CC</sub> < 5.5 V	-0.5		0.2 V <sub>CC</sub> -0.1	V
VIH	Input high voltage (ports 0, 1, 2, 3, EA)		0.2 V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST <sup>11</sup>		0.7 V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3 8	$V_{CC} = 4.5 \text{ V}; I_{OL} = 1.6 \text{ mA}^2$	-		0.4	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN 7, 8	$V_{CC} = 4.5 \text{ V}; I_{OL} = 3.2 \text{ mA}^2$	-		0.4	V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3 3	$V_{CC} = 4.5 \text{ V}; I_{OH} = -30 \mu\text{A}$	V <sub>CC</sub> – 0.7		-	V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	$V_{CC} = 4.5 \text{ V}; I_{OH} = -3.2 \text{ mA}$	V <sub>CC</sub> – 0.7		-	V
IIL	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4 V	-1		-50	μA
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	V <sub>IN</sub> = 2.0 V; See note 4	-		-650	μA
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	-		±10	μA
I <sub>CC</sub>	Power supply current					
	Active mode (see Note 5)					
	Idle mode (see Note 5)					
	Power-down mode or clock stopped (see Figure 48 for conditions)	$T_{amb} = 0 \ ^{\circ}C \text{ to } 70 \ ^{\circ}C$		2	30	μA
		$T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$		3	50	μA
V <sub>RAM</sub>	RAM keep-alive voltage		1.2			V
R <sub>RST</sub>	Internal reset pull-down resistor		40		225	kΩ
C <sub>IO</sub>	Pin capacitance <sup>10</sup> (except EA)		-		15	pF

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.

2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V<sub>OL</sub>s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I<sub>OL</sub> can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.

 Capacitive loading on ports 0 and 2 may cause the V<sub>OH</sub> on ALE and PSEN to momentarily fall below the V<sub>CC</sub>-0.7 specification when the address bits are stabilizing.

 Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2 V.

5. See Figures 45 through 48 for I<sub>CC</sub> test conditions and Figure 43 for I<sub>CC</sub> vs. Frequency.

12-clock mode characteristics:

Active mode (operating):	$I_{CC} = 1.0 \text{ mA} + 1.1 \text{ mA} \times \text{FREQ}.[\text{MHz}]$
Active mode (reset):	$I_{CC} = 7.0 \text{ mA} + 0.6 \text{ mA} \times \text{FREQ}.[\text{MHz}]$
Idle mode:	$I_{CC} = 1.0 \text{ mA} + 0.22 \text{ mA} \times \text{FREQ}.[\text{MHz}]$

Idle mode:  $I_{CC} = 1.0 \text{ mA} + 0.22 \text{ mA} \times \text{FREQ.[MHz]}$ 6. This value applies to  $T_{amb} = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ . For  $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $I_{TL} = -750 \mu\text{A}$ .

7. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

8. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum I<sub>OL</sub> per port pin: 15 mA (\*NOTE: This is 85 °C specification.)

- Maximum I<sub>OL</sub> per 8-bit port: 26 mA
- Maximum total I<sub>OL</sub> for all outputs: 71 mA

If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

9. ALE is tested to V<sub>OH1</sub>, except when ALE is off then V<sub>OH</sub> is the voltage specification.

10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).

11. To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INT0 and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.

## P83C654X2/P87C654X2

## AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 5 V $\pm$ 10% OPERATION)

 $T_{amb}$  = 0 °C to +70 °C or -40 °C to +85 °C ;  $V_{CC}$  = 5 V ±10%,  $V_{SS}$  = 0 V<sup>1,2,3,4</sup>

Symbol	Figure	Parameter	Limits		16 MHz	Clock	Unit
			MIN	MAX	MIN	MAX	
1/t <sub>CLCL</sub>	40	Oscillator frequency	0	33	-	-	MHz
LHLL	35	ALE pulse width	2 t <sub>CLCL</sub> -8	-	117	-	ns
t <sub>AVLL</sub>	35	Address valid to ALE low	t <sub>CLCL</sub> -13	-	49.5	-	ns
t <sub>LLAX</sub>	35	Address hold after ALE low	t <sub>CLCL</sub> –20	-	42.5	-	ns
t <sub>LLIV</sub>	35	ALE low to valid instruction in	-	4 t <sub>CLCL</sub> –35	-	215	ns
t <sub>LLPL</sub>	35	ALE low to PSEN low	t <sub>CLCL</sub> -10	-	52.5	-	ns
t <sub>PLPH</sub>	35	PSEN pulse width	3 t <sub>CLCL</sub> –10	-	177.5	-	ns
t <sub>PLIV</sub>	35	PSEN low to valid instruction in	-	3 t <sub>CLCL</sub> –35	-	152.5	ns
t <sub>PXIX</sub>	35	Input instruction hold after PSEN	0	-	0	-	ns
t <sub>PXIZ</sub>	35	Input instruction float after PSEN	-	t <sub>CLCL</sub> –10	-	52.5	ns
t <sub>AVIV</sub>	35	Address to valid instruction in	-	5 t <sub>CLCL</sub> –35	-	277.5	ns
t <sub>PLAZ</sub>	35	PSEN low to address float	-	10	-	10	ns
Data Men	nory	•		•	•		
t <sub>RLRH</sub>	36	RD pulse width	6 t <sub>CLCL</sub> –20	-	355	-	ns
t <sub>WLWH</sub>	37	WR pulse width	6 t <sub>CLCL</sub> –20	_	355	-	ns
t <sub>RLDV</sub>	36	RD low to valid data in	-	5 t <sub>CLCL</sub> –35	-	277.5	ns
t <sub>RHDX</sub>	36	Data hold after RD	0	-	0	-	ns
t <sub>RHDZ</sub>	36	Data float after RD	_	2 t <sub>CLCL</sub> –10	-	115	ns
t <sub>LLDV</sub>	36	ALE low to valid data in	-	8 t <sub>CLCL</sub> –35	-	465	ns
t <sub>AVDV</sub>	36	Address to valid data in	-	9 t <sub>CLCL</sub> –35	-	527.5	ns
t <sub>LLWL</sub>	36, 37	ALE low to RD or WR low	3 t <sub>CLCL</sub> –15	3 t <sub>CLCL</sub> +15	172.5	202.5	ns
t <sub>AVWL</sub>	36, 37	Address valid to WR low or RD low	4 t <sub>CLCL</sub> –15	-	235	-	ns
t <sub>QVWX</sub>	37	Data valid to WR transition	t <sub>CLCL</sub> –25	-	37.5	-	ns
t <sub>WHQX</sub>	37	Data hold after WR	t <sub>CLCL</sub> –15	-	47.5	-	ns
t <sub>QVWH</sub>	37	Data valid to WR high	7 t <sub>CLCL</sub> –5	_	432.5	-	ns
t <sub>RLAZ</sub>	36	RD low to address float	-	0	-	0	ns
t <sub>WHLH</sub>	36, 37	RD or WR high to ALE high	t <sub>CLCL</sub> –10	t <sub>CLCL</sub> +10	52.5	72.5	ns
External	Clock	-		•		<b>I</b>	
tCHCX	40	High time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CLCX</sub>	-	-	ns
t <sub>CLCX</sub>	40	Low time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CHCX</sub>	-	-	ns
t <sub>CLCH</sub>	40	Rise time	-	5	-	-	ns
t <sub>CHCL</sub>	40	Fall time	_	5	-	-	ns
Shift regi	ster		I	1	-	I	
t <sub>XLXL</sub>	39	Serial port clock cycle time	12 t <sub>CLCL</sub>	-	750	_	ns
t <sub>QVXH</sub>	39	Output data setup to clock rising edge	10 t <sub>CLCL</sub> –25	-	600	_	ns
t <sub>XHQX</sub>	39	Output data hold after clock rising edge	2 t <sub>CLCL</sub> –15	_	110	_	ns
t <sub>XHDX</sub>	39	Input data hold after clock rising edge	0	-	0	_	ns
t <sub>XHDV</sub>	39	Clock rising edge to input data valid <sup>5</sup>	_	10 t <sub>CLCL</sub> –133	-	492	ns

#### NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF

3. Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz. 5. Below 16 MHz this parameter is 8  $t_{CLCL}$  – 133.

### 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

## AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 2.7 V TO 5.5 V OPERATION)

 $T_{amb} = 0 \degree C$  to +70  $\degree C$  or -40  $\degree C$  to +85  $\degree C$  ;  $V_{CC} = 2.7 \lor$  to 5.5 V,  $V_{SS} = 0 \lor 1,2,3,4$ 

Symbol	Figure	Parameter	Limits		16 MHz Clock		Unit
			MIN	MAX	MIN	MAX	1
1/t <sub>CLCL</sub>	40	Oscillator frequency	0	16	-	_	MHz
LHLL	35	ALE pulse width	2t <sub>CLCL</sub> -10	-	115	-	ns
t <sub>AVLL</sub>	35	Address valid to ALE low	t <sub>CLCL</sub> –15	-	47.5	-	ns
LLAX	35	Address hold after ALE low	t <sub>CLCL</sub> –25	-	37.5	_	ns
t <sub>LLIV</sub>	35	ALE low to valid instruction in	-	4 t <sub>CLCL</sub> –55	-	195	ns
LLPL	35	ALE low to PSEN low	t <sub>CLCL</sub> –15	-	47.5	_	ns
t <sub>PLPH</sub>	35	PSEN pulse width	3 t <sub>CLCL</sub> –15	-	172.5	-	ns
t <sub>PLIV</sub>	35	PSEN low to valid instruction in	-	3 t <sub>CLCL</sub> –55	-	132.5	ns
t <sub>PXIX</sub>	35	Input instruction hold after PSEN	0	-	0	-	ns
t <sub>PXIZ</sub>	35	Input instruction float after PSEN	-	t <sub>CLCL</sub> –10	-	52.5	ns
t <sub>AVIV</sub>	35	Address to valid instruction in	_	5 t <sub>CLCL</sub> 50	-	262.5	ns
t <sub>PLAZ</sub>	35	PSEN low to address float	_	10	-	10	ns
Data Men	nory	•		•			
t <sub>RLRH</sub>	36	RD pulse width	6 t <sub>CLCL</sub> –25	-	350	-	ns
t <sub>WLWH</sub>	37	WR pulse width	6 t <sub>CLCL</sub> –25	-	350	_	ns
t <sub>RLDV</sub>	36	RD low to valid data in	-	5 t <sub>CLCL</sub> –50	-	262.5	ns
t <sub>RHDX</sub>	36	Data hold after RD	0	-	0	-	ns
t <sub>RHDZ</sub>	36	Data float after RD	-	2 t <sub>CLCL</sub> –20	-	105	ns
t <sub>LLDV</sub>	36	ALE low to valid data in	_	8 t <sub>CLCL</sub> –55	-	445	ns
t <sub>AVDV</sub>	36	Address to valid data in	_	9 t <sub>CLCL</sub> –50	-	512.5	ns
t <sub>LLWL</sub>	36, 37	ALE low to RD or WR low	3 t <sub>CLCL</sub> –20	3 t <sub>CLCL</sub> +20	167.5	207.5	ns
t <sub>AVWL</sub>	36, 37	Address valid to WR low or RD low	4 t <sub>CLCL</sub> –20	-	230	-	ns
t <sub>QVWX</sub>	37	Data valid to WR transition	t <sub>CLCL</sub> –30	-	32.5	-	ns
t <sub>WHQX</sub>	37	Data hold after WR	t <sub>CLCL</sub> –20	-	42.5	-	ns
t <sub>QVWH</sub>	37	Data valid to WR high	7 t <sub>CLCL</sub> –10	-	427.5	-	ns
t <sub>RLAZ</sub>	36	RD low to address float	-	0	-	0	ns
t <sub>WHLH</sub>	36, 37	RD or WR high to ALE high	t <sub>CLCL</sub> –15	t <sub>CLCL</sub> +15	47.5	77.5	ns
External	Clock		I	•		<b>I</b>	
tснсх	40	High time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CLCX</sub>	-	-	ns
t <sub>CLCX</sub>	40	Low time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CHCX</sub>	-	-	ns
t <sub>CLCH</sub>	40	Rise time	-	5	-	-	ns
t <sub>CHCL</sub>	40	Fall time	-	5	-	-	ns
Shift regi	ster	1	I	•	-	I	
t <sub>XLXL</sub>	39	Serial port clock cycle time	12 t <sub>CLCL</sub>	-	750	-	ns
t <sub>QVXH</sub>	39	Output data setup to clock rising edge	10 t <sub>CLCL</sub> –25	-	600	_	ns
t <sub>XHQX</sub>	39	Output data hold after clock rising edge	2 t <sub>CLCL</sub> –15	_	110	_	ns
t <sub>XHDX</sub>	39	Input data hold after clock rising edge	0	_	0	_	ns
t <sub>XHDV</sub>	39	Clock rising edge to input data valid <sup>5</sup>	-	10 t <sub>CLCL</sub> –133	-	492	ns

#### NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF

3. Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz. 5. Below 16 MHz this parameter is 8  $t_{CLCL}$  – 133.

## P83C654X2/P87C654X2

## AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE, 5 V ±10% OPERATION)

 $T_{amb} = 0 \degree C$  to +70  $\degree C$  or -40  $\degree C$  to +85  $\degree C$  ;  $V_{CC} = 5 \lor \pm 10\%$ ,  $V_{SS} = 0 \lor^{1,2,3,4,5}$ 

Symbol	Figure	Parameter	Limits	16 MHz Clock		Unit	
			MIN MAX		MIN MAX		
1/t <sub>CLCL</sub>	40	Oscillator frequency	0	30	-	-	MHz
LHLL	35	ALE pulse width	t <sub>CLCL</sub> -8	-	54.5	-	ns
AVLL	35	Address valid to ALE low	0.5 t <sub>CLCL</sub> –13	-	18.25	-	ns
LLAX	35	Address hold after ALE low	0.5 t <sub>CLCL</sub> –20	-	11.25	-	ns
t <sub>LLIV</sub>	35	ALE low to valid instruction in	-	2 t <sub>CLCL</sub> –35	-	90	ns
LLPL	35	ALE low to PSEN low	0.5 t <sub>CLCL</sub> –10	-	21.25	-	ns
t <sub>PLPH</sub>	35	PSEN pulse width	1.5 t <sub>CLCL</sub> –10	-	83.75	-	ns
PLIV	35	PSEN low to valid instruction in	-	1.5 t <sub>CLCL</sub> –35	-	58.75	ns
<sup>t</sup> PXIX	35	Input instruction hold after PSEN	0	-	0	-	ns
PXIZ	35	Input instruction float after PSEN	-	0.5 t <sub>CLCL</sub> –10	-	21.25	ns
t <sub>AVIV</sub>	35	Address to valid instruction in	_	2.5 t <sub>CLCL</sub> –35	-	121.25	ns
PLAZ	35	PSEN low to address float	_	10	-	10	ns
Data Men	nory			1			
t <sub>RLRH</sub>	36	RD pulse width	3 t <sub>CLCL</sub> –20	-	167.5	-	ns
twlwh	37	WR pulse width	3 t <sub>CLCL</sub> –20	-	167.5	-	ns
RLDV	36	RD low to valid data in	-	2.5 t <sub>CLCL</sub> –35	-	121.25	ns
RHDX	36	Data hold after RD	0	-	0	-	ns
RHDZ	36	Data float after RD	-	t <sub>CLCL</sub> –10	-	52.5	ns
t <sub>LLDV</sub>	36	ALE low to valid data in	_	4 t <sub>CLCL</sub> –35	-	215	ns
t <sub>AVDV</sub>	36	Address to valid data in	-	4.5 t <sub>CLCL</sub> –35	-	246.25	ns
t <sub>LLWL</sub>	36, 37	ALE low to RD or WR low	1.5 t <sub>CLCL</sub> –15	1.5 t <sub>CLCL</sub> +15	78.75	108.75	ns
t <sub>AVWL</sub>	36, 37	Address valid to WR low or RD low	2 t <sub>CLCL</sub> –15	-	110	-	ns
t <sub>QVWX</sub>	37	Data valid to WR transition	0.5 t <sub>CLCL</sub> –25	-	6.25	-	ns
t <sub>WHQX</sub>	37	Data hold after WR	0.5 t <sub>CLCL</sub> –15	-	16.25	-	ns
t <sub>QVWH</sub>	37	Data valid to WR high	3.5 t <sub>CLCL</sub> –5	-	213.75	-	ns
t <sub>RLAZ</sub>	36	RD low to address float	-	0	-	0	ns
t <sub>WHLH</sub>	36, 37	RD or WR high to ALE high	0.5 t <sub>CLCL</sub> –10	0.5 t <sub>CLCL</sub> +10	21.25	41.25	ns
External	Clock		0101	0101	1	1	
tCHCX	40	High time	0.4 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CLCX</sub>	-	-	ns
<sup>t</sup> CLCX	40	Low time	0.4 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CHCX</sub>	-	-	ns
<sup>t</sup> CLCH	40	Rise time	-	5	-	-	ns
t <sub>CHCL</sub>	40	Fall time	-	5	-	-	ns
Shift regi	ster						
t <sub>XLXL</sub>	39	Serial port clock cycle time	6 t <sub>CLCL</sub>	-	375	-	ns
t <sub>QVXH</sub>	39	Output data setup to clock rising edge	5 t <sub>CLCL</sub> –25	-	287.5	-	ns
t <sub>XHQX</sub>	39	Output data hold after clock rising edge	t <sub>CLCL</sub> –15	-	47.5	-	ns
t <sub>XHDX</sub>	39	Input data hold after clock rising edge	0	-	0	-	ns
t <sub>XHDV</sub>	39	Clock rising edge to input data valid <sup>6</sup>	_	5 t <sub>CLCL</sub> –133	_	179.5	ns

#### NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

 Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF
 Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz.

5. Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter

calculated at a customer specified frequency has a negative value, it should be considered equal to zero.

6. Below 16 MHz this parameter is 4  $t_{CLCL}$  – 133

## P83C654X2/P87C654X2

## AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE, 2.7 V TO 5.5 V OPERATION) $T_{amb} = 0 \ ^{\circ}C \text{ to } +70 \ ^{\circ}C \text{ or } -40 \ ^{\circ}C \text{ to } +85 \ ^{\circ}C \text{ ; } V_{CC}=2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \ V^{1,2,3,4,5}$

Symbol	Figure	Parameter	Limits		16 MHz Clock		Unit
			MIN	MAX	MIN	MAX	1
1/t <sub>CLCL</sub>	40	Oscillator frequency	0	16	-	-	MHz
LHLL	35	ALE pulse width	t <sub>CLCL</sub> -10	_	52.5	-	ns
AVLL	35	Address valid to ALE low	0.5 t <sub>CLCL</sub> –15	-	16.25	-	ns
LLAX	35	Address hold after ALE low	0.5 t <sub>CLCL</sub> –25	-	6.25	-	ns
LLIV	35	ALE low to valid instruction in	-	2 t <sub>CLCL</sub> –55	-	70	ns
LLPL	35	ALE low to PSEN low	0.5 t <sub>CLCL</sub> –15	-	16.25	-	ns
PLPH	35	PSEN pulse width	1.5 t <sub>CLCL</sub> –15	-	78.75	-	ns
PLIV	35	PSEN low to valid instruction in	-	1.5 t <sub>CLCL</sub> –55	-	38.75	ns
PXIX	35	Input instruction hold after PSEN	0	-	0	-	ns
PXIZ	35	Input instruction float after PSEN	-	0.5 t <sub>CLCL</sub> –10	-	21.25	ns
AVIV	35	Address to valid instruction in	-	2.5 t <sub>CLCL</sub> –50	-	101.25	ns
PLAZ	35	PSEN low to address float	-	10	-	10	ns
Data Mem	ory						
RLRH	36	RD pulse width	3 t <sub>CLCL</sub> –25	-	162.5	-	ns
WLWH	37	WR pulse width	3 t <sub>CLCL</sub> –25	-	162.5	-	ns
RLDV	36	RD low to valid data in	-	2.5 t <sub>CLCL</sub> –50	-	106.25	ns
RHDX	36	Data hold after RD	0	-	0	-	ns
RHDZ	36	Data float after RD	-	t <sub>CLCL</sub> –20	-	42.5	ns
LDV	36	ALE low to valid data in	-	4 t <sub>CLCL</sub> –55	-	195	ns
AVDV	36	Address to valid data in	-	4.5 t <sub>CLCL</sub> –50	-	231.25	ns
LLWL	36, 37	ALE low to RD or WR low	1.5 t <sub>CLCL</sub> –20	1.5 t <sub>CLCL</sub> +20	73.75	113.75	ns
AVWL	36, 37	Address valid to WR low or RD low	2 t <sub>CLCL</sub> –20	-	105	-	ns
QVWX	37	Data valid to WR transition	0.5 t <sub>CLCL</sub> –30	-	1.25	-	ns
WHQX	37	Data hold after WR	0.5 t <sub>CLCL</sub> –20	-	11.25	-	ns
QVWH	37	Data valid to WR high	3.5 t <sub>CLCL</sub> –10	-	208.75	-	ns
RLAZ	36	RD low to address float	-	0	-	0	ns
WHLH	36, 37	RD or WR high to ALE high	0.5 t <sub>CLCL</sub> –15	0.5 t <sub>CLCL</sub> +15	16.25	46.25	ns
External C	1	1	1		1		
СНСХ	40	High time	0.4 t <sub>CLCL</sub>	t <sub>CLCL</sub> – t <sub>CLCX</sub>	-	-	ns
CLCX	40	Low time	0.4 t <sub>CLCL</sub>	t <sub>CLCL</sub> – t <sub>CHCX</sub>	-	-	ns
CLCH	40	Rise time	-	5	-	-	ns
CHCL	40	Fall time	-	5	-	-	ns
Shift regis	39	Sorial part alack avala time	C t	1	275	_	
XLXL	39	Serial port clock cycle time	6 t <sub>CLCL</sub>	-	375		ns
QVXH	39	Output data setup to clock rising edge	5 t <sub>CLCL</sub> -25	-	287.5	_	ns
XHQX		Output data hold after clock rising edge	t <sub>CLCL</sub> –15	-	47.5	_	ns
XHDX	39 39	Input data hold after clock rising edge Clock rising edge to input data valid <sup>6</sup>	0	-	0	- 170 F	ns
XHDV <sup>2</sup> C interfa		Clock fising edge to input data valid	-	5 t <sub>CLCL</sub> –133	-	179.5	ns
SCL		SCL clock frequency	0	100	0	400	kHz
BUF		Bus free time between a STOP and START condition	4.7	-	1.3	-	μs
HD; STA		Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	-	0.6	-	μs
LOW		LOW period of the SCL clock	4.7	-	1.3	_	μs
HIGH	1	High period of the SCL clock	4.0	-	0.6		μs
SU; STA		Set-up time for a repeated START condition	4.7	-	0.6		μs

# P83C654X2/P87C654X2

<sup>t</sup> hd;dat	Data hold time: – for CBUS compatible masters – for I <sup>2</sup> C–bus devices	5.0 0		-0	_ 0.9	μs
t <sub>SU;DAT</sub>	Data set-up time	250	-	100	-	ns
t <sub>FD</sub> , t <sub>FC</sub>	Rise time of both SDA and SCL signals	-	1000	20 + 0.1 c <sub>b</sub>	300	ns
t <sub>FD</sub> , t <sub>FC</sub>	Fall time of both SDA and SCL signals	-	300	20 + 0.1 c <sub>b</sub>	300	ns
t <sub>SU; STO</sub>	Set-up time for STOP condition	4.0	-	0.6	-	μs
Cb	Capacitive load for each bus line	-	400	-	400	pF
t <sub>SP</sub>	Pulse width of spikes which must be sup- pressed by the input filter	-	-	0	50	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF

3. Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz.

Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter calculated at a customer specified frequency has a negative value, it should be considered equal to zero.

6. Below 16 MHz this parameter is 4  $t_{CLCL}$  – 133

#### **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE

- P PSEN
- Q Output data
- R RD signal
- t Time
- V Valid
- $W-\overline{WR}$  signal
- $X \ No \ longer \ a \ valid \ logic \ level$
- Z Float




Figure 35. External Program Memory Read Cycle




Figure 36. External Data Memory Read Cycle




Figure 37. External Data Memory Write Cycle




Figure 38. Timing I<sup>2</sup>C interface




Figure 39. Shift Register Mode Timing





Figure 40. External Clock Drive



# 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 43. I<sub>CC</sub> vs. FREQ for 12-clock operation Valid only within frequency specifications of the specified operating voltage

/*				
##	as31 version	V2.10	/ *js* /	
##				
##				
##		idd_ljmp1.asm		
##	list file:	idd_ljmp1.lst	created Fri Apr 20 15:51:40 2001	
##				
	##############			
#0000		# AUXR equ 08E		
#0000		# CKCON equ 08F	1	
		# #		
#0000		# # org 0		
10000		#		
		" # LJMP_LABEL:		
0000 /	75;/8E;/01;	# MOV	AUXR,#001h ; turn off ALE	
0003 /	02;/FF;/FD;	# LJMP	LJMP_LABEL ; jump to end of address space	
0005 /	00;	# NOP		
		#		
#FFFD		# org Offfdh		
		#		
		# LJMP_LABEL:		
	0.0	#		
FFFD /	02;/FD;FF;		LJMP_LABEL	
		#; NOP		
		# #		
* / "		π		
/				SU01499

Figure 44. Source code used in measuring  $I_{\text{DD}}$  operational

V<sub>CC</sub>

lcc


V<sub>CC</sub>


P0


ĒΑ

# 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

# P83C654X2/P87C654X2









RST

XTAL2

XTAL1

V<sub>SS</sub>








Figure 48. I<sub>CC</sub> Test Condition, Power Down Mode All other pins are disconnected. V<sub>CC</sub> = 2 V to 5.5 V

#### EPROM CHARACTERISTICS

The 87C654X2 can be programmed by using a modified Improved Quick-Pulse Programming<sup>TM</sup> algorithm. It differs from older methods in the value used for  $V_{PP}$  (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 15 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 49 and 50. Figure 51 shows the circuit configuration for normal program memory verification.

#### **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 49. Note that the device is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 49. The code byte to be programmed into that location is applied to port 0. RST, <u>PSEN</u> and pins of ports 2 and 3 specified in Table 15 are held at the 'Program Code Data' levels indicated in Table 15. The ALE/PROG is pulsed low 5 times as shown in Figure 50.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the  $\overline{EA}/V_{PP}$  pin must not be allowed to go above the maximum specified  $V_{PP}$  level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the

P83C654X2/P87C654X2

device. The  $\mathsf{V}_{\mathsf{PP}}$  source should be well regulated and free of glitches and overshoot.

#### **Program Verification**

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 51. The other pins are held at the 'Verify Code Data' levels indicated in Table 15. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

#### **Reading the Signature Bytes**

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are: (030H) = 15H indicates manufactured by Philips (031H) = 99H (060H) = 02H

#### **Program/Verify Algorithms**

Any algorithm in agreement with the conditions listed in Table 15, and which satisfies the timing specifications, is suitable.

#### **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 16) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

#### **Encryption Array**

64 bytes of encryption array are initially unprogrammed (all 1s).

<sup>&</sup>lt;sup>™</sup>Trademark phrase of Intel Corporation.

### P83C654X2/P87C654X2

#### Table 15. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6	P3.3
Read signature	1	0	1	1	0	0	0	0	Х
Program code data	1	0	0*	V <sub>PP</sub>	1	0	1	1	Х
Verify code data	1	0	1	1	0	0	1	1	Х
Pgm encryption table	1	0	0*	V <sub>PP</sub>	1	0	1	0	Х
Pgm security bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1	Х
Pgm security bit 2	1	0	0*	V <sub>PP</sub>	1	1	0	0	Х
Pgm security bit 3	1	0	0*	V <sub>PP</sub>	0	1	0	1	Х
Program to 6-clock mode	1	0	0*	V <sub>PP</sub>	0	0	1	0	0
Verify 6-clock <sup>4</sup>	1	0	1	1	е	0	0	1	1
Verify security bits <sup>5</sup>	1	0	1	1	е	0	1	0	Х

#### NOTES:

1. '0' =Valid low for that pin, '1' =valid high for that pin.

2. V<sub>PP</sub> = 12.75 V ±0.25 V.

4. Bit is output on P0.4 (1 = 12x, 0 = 6x). 5. Security bit one is output on P0.7.

Security bit two is output on P0.6.

Security bit three is output on P0.3.

ALE/PROG receives 5 programming pulses for code data (also for user array; 5 pulses for encryption or security bits) while  $V_{PP}$  is held at 12.75 V. Each programming pulse is low for 100  $\mu$ s (±10  $\mu$ s) and high for a minimum of 10  $\mu$ s. \*

#### Table 16. Program Security Bits for EPROM Devices

PRO	PROGRAM LOCK BITS <sup>1, 2</sup>		<b>1</b> , 2	
	SB1	SB2	SB3	PROTECTION DESCRIPTION
1	U	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, external execution is disabled. Internal data RAM is not accessible.

NOTES:

1. P - programmed. U - unprogrammed.

2. Any other combination of the security bits is not defined.

# 80C51 8-bit microcontroller family 16KB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 49. Programming Configuration




Figure 50. PROG Waveform




Figure 51. Program Verification


### EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb}$  = 21°C to +27°C,  $V_{CC}$  = 5V±10%,  $V_{SS}$  = 0V (See Figure 52)

SYMBOL	PARAMETER	MIN	МАХ	UNIT	
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	V	
I <sub>PP</sub>	Programming supply current		50 <sup>1</sup>	mA	
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz	
t <sub>AVGL</sub>	Address setup to PROG low	48t <sub>CLCL</sub>			
t <sub>GHAX</sub>	Address hold after PROG	48t <sub>CLCL</sub>			
t <sub>DVGL</sub>	Data setup to PROG low	48t <sub>CLCL</sub>			
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>			
t <sub>EHSH</sub>	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>			
t <sub>SHGL</sub>	V <sub>PP</sub> setup to PROG low	10		μs	
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs	
t <sub>GLGH</sub>	PROG width	90	110	μs	
t <sub>AVQV</sub>	Address to data valid		48t <sub>CLCL</sub>		
t <sub>ELQZ</sub>	ENABLE low to data valid		48t <sub>CLCL</sub>		
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>		
t <sub>GHGL</sub>	PROG high to PROG low	10		μs	

NOTE:

1. Not tested.



#### NOTES:

\* FOR PROGRAMMING CONFIGURATION SEE FIGURE 49.

FOR VERIFICATION CONDITIONS SEE FIGURE 51.

\*\* SEE TABLE 15.

Figure 52. EPROM Programming and Verification

#### MASK ROM DEVICES

#### **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 17) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory,  $\overline{\text{EA}}$  is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

P83C654X2/P87C654X2

#### **Encryption Array**

64 bytes of encryption array are initially unprogrammed (all 1s).

#### Table 17. Program Security Bits

PROGRAM LOCK BITS <sup>1, 2</sup>		BITS <sup>1, 2</sup>	
	SB1	SB2	PROTECTION DESCRIPTION
1	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.

NOTES:

1. P – programmed. U – unprogrammed.

2. Any other combination of the security bits is not defined.

# P83C654X2/P87C654X2

#### **ROM CODE SUBMISSION FOR 16K ROM DEVICES**

When submitting ROM code for the 16K ROM devices, the following must be specified:

- 1. 16 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 3FFFH	DATA	7:0	User ROM Data
4000H to 403FH	KEY	7:0	ROM Encryption Key FFH = no encryption
4040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
4040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2.  $\overline{EA}$  is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.


For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	Enabled	Disabled
Security Bit #2:	Enabled	Disabled


Encryption: 🗆 No

□ Yes If Yes, must send key file.

### P83C654X2/P87C654X2



2003 Feb 13



# P83C654X2/P87C654X2

#### **REVISION HISTORY**

Rev	Date	Description	
_1	20030213	Product data (9397 750 10814); ECN 853-2415 29537 dated 13 Feb 2003; initial version.	

### P83C654X2/P87C654X2

#### Data sheet status

Data of							
Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions				
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.				
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.				
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).				

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax:

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2003

All rights reserved. Printed in U.S.A.

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document order number:

Date of release: 02-03

9397 750 10814

Let's make things better.



