

## PFM21020WB SPECIFICATION

### 2080-2200 MHz, 20W, Two-Stage Power Module


Enhancement-Mode Lateral MOSFETs

This UMTS module has been designed to serve as a driver amplifier in either the output or the error path of a multi-channel feedforward amplifier. The Si LDMOS transistors are biased for Class AB operation in order to optimize linearity and efficiency. Particular emphasis has been placed on wideband operation with excellent gain flatness and phase linearity over double the normal 2110 to 2170 MHz bandwidth. The PFM21020WB is a fully integrated power amplifier with temperature compensation circuitry and extensive internal power supply bypassing.

The module has a single drain supply lead and two high impedance gate voltage inputs. The two gate supply voltages are nominally +7.5 to +8.0 volts to set optimum quiescent bias current levels. The user may optimize the bias for a particular application by adjusting the gate supply voltages. The drain supply is normally +28 VDC, although the amplifier will operate with drain supply ranging from +25 to +30 VDC.


#### ELECTRICAL CHARACTERISTICS (Vdd=28Vdc, Tc=25deg C, 50 ohm system, unless otherwise specified)

Characteristic	Symbol	Min	Typ.	Max	Unit	Test Conditions	Comments
Frequency Range	BW	2080	2140	2200	MHz		All specifications apply over 2080-2200 MHz, unless otherwise noted.
Total Quiescent Current	Idq <sub>opt</sub>		270	350	mA	No RF applied	Idq <sub>opt</sub> = Idq1 <sub>opt</sub> + Idq2 <sub>opt</sub>
Optimum Quiescent Current a) Input Stage b) Output Stage	Idq1 <sub>opt</sub> Idq2 <sub>opt</sub>	110 110	130 130	180 180	mA mA	No RF applied.	The optimum level provides best linearity. Optimum quiescent current levels are provided for each unit.
Small Signal Gain 2080 < F < 2200 MHz	Gss	24.0	25.5	28.0	dB	CW	Idq1 = Idq1 <sub>opt</sub> Idq2 = Idq2 <sub>opt</sub> Used for all measurements.
Gain Flatness versus Frequency	ΔG <sub>f</sub>	-0.30	±0.15	+0.30	dB	CW	Gain variation versus frequency.
Gain Variation over -10 to +80 deg C	Gt		-0.031	-0.04	dB/degC		
Phase Flatness	ΔΦ		±0.8	±1.0	Deg		Deviation from linear phase. Allows a constant time delay offset in the measurement.
Group Delay	t <sub>D</sub>		3.45		nSec		Time delay used for phase linearity measurement. Does not include fixture delay of 0.16 nanosec.



## PFM2120WB PRELIMINARY SPECIFICATION (Continued) 2.08-2.20 GHz, 20W, Broadband Two-Stage Power Module


Characteristic	Symbol	Min	Typ.	Max	Unit	Test Conditions	Comments
Third-order Inter-modulation Distortion (2-Tone Cont. Random Phase, 1.0 MHz separation)	IM3		-29	-27	dBc	$P_{AVG} = 8.9 \text{ W}$ (39.5 dBm)	$Idq1 = Idq1_{opt}$ $Idq2 = Idq2_{opt}$ 2110, 2140, 2170 MHz
			-40	-37	dBc	$P_{AVG} = 4.5 \text{ W}$ (36.5 dBm)	
			-43	-41	dBc	$P_{AVG} = 2.3 \text{ W}$ (33.5 dBm)	
			-45	-43	dBc	$P_{AVG} = 1.1 \text{ W}$ (30.5 dBm)	
			-43	-43	dBc	$P_{AVG} = 0.3 \text{ W}$ (24.5 dBm)	
Fifth-order Inter-modulation Distortion (2-Tone Cont. Random Phase, 1.0 MHz separation)	IM5		-33	-30	dBc	$P_{AVG} = 8.9 \text{ W}$ (39.5 dBm)	$Idq1 = Idq1_{opt}$ $Idq2 = Idq2_{opt}$ 2110, 2140, 2170 MHz
			-43	-40	dBc	$P_{AVG} = 4.5 \text{ W}$ (36.5 dBm)	
			-48	-45	dBc	$P_{AVG} = 2.3 \text{ W}$ (33.5 dBm)	
			-51	-48	dBc	$P_{AVG} = 1.1 \text{ W}$ (30.5 dBm)	
			-51	-48	dBc	$P_{AVG} = 0.3 \text{ W}$ (24.5 dBm)	
W-CDMA (PAR=9.4dB) ACPR (Pout=35 dBm) a) 2.515 MHz Offset b) 3.515 MHz Offset c) 4.0 MHz d) P.A.E.	ACPR1 ACPR2 ACPR3 P.A.E.		-62 -67 -52 13.5		dBc dBc dBc %	Int BW=30 KHz Int BW=30 KHz Int BW=1 MHz	ACPR is relative to the total in-channel power.
EDGE modulation Error Vector Magnitude	EVM		1.5		%	EDGE signal, Pave= 7 Watts	
EDGE Adjacent Channel Rejection (RMS) a) 400 KHz Offset b) 600 KHz Offset	ACPR		-62 -72		dBc dBc	EDGE signal, Pave= 7 Watts	
EDGE Power Added Efficiency			22		%	@ EVM=2.5%	
Power Output @ 1dB compression	P1dB	17.8	20		W	CW	
Efficiency (with one CW signal operated at 1 dB gain compression).		29	33		%	CW	




Characteristic	Symbol	Min	Typ.	Max	Unit	Test Conditions	Comments
Input Overdrive Level				+25	dBm	Peak	
Input Return Loss	IRL		-20	-18	dB		Pin $\leq$ +13 dBm
Output Return Loss	ORL		-20	-18	dB		
Gate Supply Terminal Impedance			20		KOhms		Typical gate supply voltage is +7.5 volts.
Input & output series blocks						The input and output are isolated by a series 24 pF capacitor. Inputs and Outputs are DC isolated from ground.	
Load Mismatch Stress Load VSWR=9:1, all phase angles						Unconditionally stable. Reliably operates with 10 Watts CW forward power, at case temperatures to +70 degrees C.	


### MAXIMUM RATINGS (@25degC, unless otherwise specified)

Rating	Symbol	Value	Unit
DC Drain Supply Voltage	V <sub>s</sub>	32	Vdc
DC Gate Supply Voltage	V <sub>SG</sub>	15	Vdc
RF Input Power	P <sub>in</sub>	+25	dBm
Storage Temperature Range	T <sub>stg</sub>	-40 to +150	Deg C
Operating Case Temperature Range	T <sub>c</sub>	-30 to +90	Deg C
Maximum Operating Channel Temperature	T <sub>ch</sub>	+200	Deg C
RF Output Power	P <sub>out</sub>	35	W
Thermal Resistance (Max channel temp rise divided by module dissipation for Pout=20W, at Tbase=+85 C)	Θ <sub>jc</sub>	1.8	Deg C/W
ESD Protection a) Human Body Model b) Machine Model		Class 2 Class M3	







## PFM2120WB PRELIMINARY SPECIFICATION (Continued) 2.08-2.20 GHz, 20W, Broadband Two-Stage Power Module




**PFM21020WB Schematic**



## PFM21020WB TYPICAL PERFORMANCE



PFM21020WB Gain and Return Loss versus Frequency




PFM21020WB Gain and Power Added Efficiency versus Output Power




UltraRF™

## PFM2120WB TYPICAL PERFORMANCE



## PFM21020WB Two-Tone Intermodulation Products and Power Added Efficiency versus Average Output Power



## PFM21020WB WCDMA ACPR & P.A.E. versus Average Output Power

(Source P/A=8.0 dB 1<sup>st</sup> 2<sup>nd</sup> ACPR Int. BW=30 KHz; 3<sup>rd</sup> ACPR Int. BW = 1.0 MHz)