
Low Spread LCD Panel EMI Reduction IC

FEATURES

- Provides up to 20 dB of EMI suppression
- FCC approved method of EMI attenuation
- Generates a low EMI spread spectrum clock of the input frequency
- 40 MHz to 85 MHz input frequency range
- Optimized for VGA, SVGA and high resolution XGA LCD panels
- Internal loop filter minimizes external components and board space
- 6 selectable low spread ranges, under +/- 1%
- SSON control pin for spread spectrum enable and disable options
- 2 selectable modulation rates
- Low cycle-to-cycle jitter
- 3.3V or 5.0 V operating range
- 16 mA output drives
- TTL or CMOS compatible outputs
- Low power CMOS design
- Supports most mobile graphic accelerator specifications
- Available in 8 pin SOIC and TSSOP

PRODUCT DESCRIPTION

The P2065 is a selectable spread spectrum frequency modulator designed specifically for digital flat panel applications. The P2065 reduces electromagnetic interference (EMI) at the clock source which provides system wide reduction of EMI of all clock dependent signals. The P2065 allows significant system cost savings by reducing the number of circuit board layers and shielding that are traditionally required to pass EMI regulations.

The P2065 uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all-digital method.

The P2065 modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock and, more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI

compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called "spread spectrum clock generation".

APPLICATIONS

The P2065 is targeted towards digital flat panel applications for Notebook PCs, Palm-size PCs, Office Automation Equipments, and LCD Monitors.



Figure 1 – P2065 Pin Diagram

Figure 2 – P2065 Block Diagram

Table 1 – Modulation Selection

MRA	SR1	SR0	Spreading Range	Modulation Rate
0	0	0	+/- 0.3%	(Fin/40) * 34.72 KHz **
0	0	1	+/- 0.6%	(Fin/40) * 34.72 KHz **
0	1	0	+/- 0.4%	(Fin/40) * 34.72 KHz **
0	1	1	+/- 0.8%	(Fin/40) * 34.72 KHz
1	0	0	+/- 0.5%	(Fin/40) * 20.83 KHz
1	0	1	+/- 1.00%	(Fin/40) * 20.83 KHz
1	1	0	RESERVED	RESERVED
1	1	1	RESERVED	RESERVED

****NOTE: THESE SETTINGS ARE NOT RECOMMENDED FOR 5.0V OPERATION**
Pin Description


PIN #	Name	Type	Description
1	CLKIN	I	External reference frequency input. Connect to externally generated reference signal. Select appropriate part for the intended input frequency (see Table 1).
2	MRA	I	Digital logic input used to select modulation rate (see Table 3). This pin has a 100K Ohm internal pull-up resistor.
3	SR1	I	Digital logic input used to select Spreading Range (see Table 2). This pin has a 100K Ohm internal pull-up resistor.
4	VSS	P	Ground Connection. Connect to system ground.
5	SSON	I	Digital logic input used to enable Spread Spectrum function (Active Low). Spread Spectrum function enable when low. This pin has a 100K Ohm internal pull-low resistor.
6	ModOUT	O	Spread Spectrum Clock Output.
7	SR0	I	Digital logic input used to select Spreading Range (see Table 1). This pin has a 100K Ohm internal pull-up resistor.
8	VDD	P	Connect to +3.3V or +5.0V

SPREAD SPECTRUM SELECTION

Table 1 illustrates the possible spread spectrum options. The optimal setting should minimize system EMI to the fullest without affecting system performance. The spreading is described as a percentage deviation of the center frequency (Note: the center frequency is the frequency of the external reference input on CLKIN, Pin 1).

Example: P2065 is designed for high resolution flat panel applications and is able to support XGA (1024 X 768) flat panel that operates on 65MHz (Fin) clock speed. A spreading selection of SR1=0, SR0=1 and modulation rate selection MRA=1 provides a percentage deviation of +/-1.00% (see Table 1) of Fin. This results in frequency on ModOUT being swept from 64.35 MHz to 65.65 MHz at a modulation rate of 33.85KHz (see Table 1). This particular example (see Figure 3) given here is a common EMI reduction method for notebook LCD panel and has already been implemented by most of the leading OEM and mobile graphic accelerator manufacturers.


Figure 3 – P2065 Application Schematic For Mobile LCD Graphics Controllers



EMC SOFTWARE SIMULATION

By using PulseCore Semiconductor, Inc.'s proprietary EMC simulation software – **EMI-lator®**, radiated system level EMI analysis can be made easier to allow a quantitative assessment on PulseCore's EMI reduction products. The simulation engine of this EMC software has already been characterized to correlate with the electrical characteristics of PulseCore EMI reduction IC's. **Figure 4** below is an example of the simulation result. Please visit our web site at www.pulsecore.com for information on how to obtain a free copy and demonstration of **EMI-lator®**.

Figure 4 –Simulation Result from *EMI-lator*®



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Unit
V _{DD} , V _{IN}	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T _{STG}	Storage Temperature	-65 to +125	°C
T _A	Operating Temperature	0 to +70	°C

DC ELECTRICAL CHARACTERISTICS


Symbol	Parameter	Min	Typ	Max	Unit
V _{IL}	Input Low Voltage	GND – 0.3	-	0.8	V
V _{IH}	Input High Voltage	2.0	-	V _{DD} + 0.3	V
I _{IL}	Input Low Current (100 KΩ input pull-up resistor on inputs SR0,1 and MRA)	-	-	-35	µA
I _{IH}	Input High Current (100 KΩ input pull-down resistor on input SSON)	-	-	35	µA
V _{OL}	Output Low Voltage (V _{DD} =3.3V, I _{OL} = 20 mA)	-	-	0.4	V
V _{OH}	Output High Voltage (V _{DD} =3.3V, I _{OH} = 20 mA)	2.5	-	-	V
I _{DD}	Static Supply Current	-	0.6	-	mA
I _{CC}	Dynamic Supply Current (3.3V and 15 pF loading)	7	9	13	mA
V _{DD}	Operating Voltage	2.7	3.3	5.5	V
t _{ON}	Power Up Time (First locked clock cycle after power up)		0.18		ms
Z _{OUT}	Clock Output Impedance		50		Ω

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Typ	Max	Unit
f _{IN}	Input Frequency 3.3V (5.0 V)	40 (40)	65 (65)	85 (70)	MHz
t _{LH} Note 1	Output Rise Time (measured at 0.8V to 2.0V)	0.7	0.9	1.1	ns
t _{HL} Note 1	Output Fall Time (measured at 2.0V to 0.8V)	0.6	0.8	1.0	ns
t _{JC}	Jitter (cycle to cycle)	-	-	360	ps
t _D	Output Duty Cycle	45	50	55	%


Notes1. t_{LH} and t_{HL} are measured into a capacitive load of 15pF

Figure 6 – Mechanical Package Outline, (8 Pin SOIC)



SYMBOL	INCHES			MILLIMETERS		
	MIN	NOR	MAX	MIN	NOR	MAX
A	0.057	0.064	0.071	1.45	1.63	1.80
A1	0.004	0.007	0.010	0.10	0.18	0.25
A2	0.053	0.061	0.069	1.35	1.55	1.75
B	0.012	0.016	0.020	0.51	0.41	0.31
C	0.004	0.006	0.001	0.10	0.15	0.25
D	0.186	0.194	0.202	4.72	4.92	5.12
E	0.148	0.156	0.164	3.75	3.95	4.15
e	0.050 BSC			1.27 BSC		
H	0.224	0.236	0.248	5.70	6.00	6.30
L	0.012	0.020	0.028	0.30	0.50	0.70
a	0°	5°	8°	0°	5°	8°

Figure 7 – Mechanical Package Outline, (8 Pin TSSOP)



SYMBOL	INCHES			MILLIMETERS		
	MIN	NOR	MAX	MIN	NOR	MAX
A	-	-	0.047	-	-	1.10
A1	0.002	-	0.006	0.05	-	0.15
A2	0.031	0.039	0.041	0.80	1.00	1.05
B	0.007	-	0.012	0.19	-	0.30
C	0.004	-	0.008	0.09	-	0.20
D	0.114	0.118	0.122	2.90	3.00	3.10
E	0.169	0.173	0.177	4.30	4.40	4.50
e	0.026 BSC			0.65 BSC		
H	0.244	0.252	0.260	6.20	6.40	6.60
L	0.018	0.024	0.030	0.45	0.60	0.75
a	0°	-	8°	0°	-	8°

**ORDERING INFORMATION**

Ordering Number	Marking	Package Type	Temperature
P2065A-08ST	P2065A	8 PIN SOIC, TUBE	0°C TO 70°C
P2065A-08SR	P2065A	8 PIN SOIC, TAPE & REEL	0°C TO 70°C
P2065A-08TT	P2065A	8 PIN TSSOP, TUBE	0°C TO 70°C
P2065A-08TR	P2065A	8 PIN TSSOP, TAPE & REEL	0°C TO 70°C

"Licensed under U.S. Patent Nos. 5,488,627 and 5,631,920"