

CALIFORNIA MICRO DEVICES

18 CHANNEL ESD PROTECTION ARRAY

Features

• 18 channel ESD protection

PRELIMINARY

- 15KV ESD protection (HBM)
- 8KV contact, 15KV air ESD protection per IEC 1000-4-2
- Low loading capacitance, 6 pF typ.
- 24-pin QSOP package

Applications

- Parallel printer port protection
- ESD protection for sensitive electronic equipment.

Product Description


The PAC DN007™ is a diode array designed to provide 18 channel ESD protection for electronic components or subsystems. Each channel consists of a pair of diodes which steers the ESD current pulse either to the positive (V_P) or negative (V_N) supply. The PAC DN007 will protect against ESD pulses up to 15 KV Human Body Model, and 8KV contact discharge per International Standard IEC1000-4-2.

This device is particularly well-suited to provide additional ESD protection for parallel printer ports. It exhibits low loading capacitance for all signal lines.

ABSOLUTE MAXIMUM RATINGS

Diode Forward DC Current (Note 1) 20mA -65°C to 150°C Storage Temperature Operating Temperature Range 0°C to 70°C DC Voltage at any Channel Input V_N -0.5V to V_P +0.5V

Note 1: Only one diode conducting at a time.



STANDARD SPECIFICATIONS					
Parameter	Min.	Тур.	Max.		
Operating Supply Voltage (V _P -V _N)			5.5 V		
Diode Forward Voltage, $I_F = 20$ mA, $T = 25$ °C	0.65 V		0.85 V		
Diode reverse breakdown voltage, T = 25°C					
Top Diode (Cathode to V _P)	19.0 V				
Bottom Diode (Anode to V _N)	28.0 V				
ESD Protection					
Peak Discharge Voltage at any Channel Input, in-system (Note 2)					
Human Body Model, Method 3015 (Note 3, 4)	-15 KV		+15 KV		
Contact per IEC 1000-4-2 (Note 5)	-8KV		+8KV		
Air Discharge per IEC 1000-4-2 (Note 5)	-15KV		+15KV		
Channel Clamp Voltage @ 15KV ESD HBM, T = 25°C					
(Notes 3, 4)					
Positive transients			V _P +13.0 V		
Negative transients			V _N -13.0 V		
Channel Leakage Current, $T = 25^{\circ}C$		0.1 μA	1.0 μA		
Channel Input Capacitance (Measured @ 1 MHz)					
$V_{P} = 5V, V_{N} = 0V, V_{IN} = 2.5V$		6pF	12pF		
Package Power Rating			1.00W		

- Note 2: From I/O pins to V_P or V_N only. V_P bypassed to V_N with 0.2 μF ceramic capacitor.
- Note 3: Human Body Model per MIL-STD-883, Method 3015, $C_{Discharge} = 100pF$, $R_{Discharge} = 1.5K\Omega$, $V_p = 5.0V$, $V_N = GND$.
- Note 4: This parameter is guaranteed by characterization only.
- Note 5: Standard IEC1000-4-2 with $C_{Discharge} = 150 pF$, and $R_{Discharge} = 330 \Omega$, $V_P = 5 V$, $V_N = GND$.

© 1998 California Micro Devices Corp. All rights reserved. P/Active™ and PAC™ are trademarks of California Micro Devices California Micro Devices manufactures products covered by one or more of U.S. Pat. Nos. 5,355,014, 5,370,766, and 5,514,612, 5,706,163, and other pending applications ats reserved.

C0211297D



STANDARD PART ORDERING INFORMATION					
Pack	age	Ordering Part Number			
Pins	Style	Tubes	Tape & Reel	Part Marking	
24	QSOP	PACDN007Q/T	PACDN007Q/R	PDN007Q	

Application Information

In order to realize the maximum protection against ESD pulses with the PAC DN007, care must be taken in the PCB layout to minimize the parasitic series inductance to the Supply and Ground rails. Refer to Figure 1, which illustrates the case of a positive ESD pulse applied between an input channel and Chassis Ground. The parasitic series inductance back to the power supply is represented by L_1 . The voltage V_7 on the line being protected is:

 $V_Z = Forward voltage drop of D_1 + L_1 x d(I_{esd})/dt + V_{Supply}$

where I_{esd} is the ESD current pulse, and V_{Supply} is the positive supply voltage.




Figure 1

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, consider the case of an ESD pulse that rises from zero to 10 Amps in 1nS. Here $d(l_{esd})/dt$ can be approximated by $\Delta l_{esd}/\Delta t$, or $10/(1x10^{-9})$. So each nano Henry of series inductance (L₁) will lead to a 10V increment in V_z.


Similarly for negative ESD pulses, parasitic series inductance from the V_N pin to the ground rail will lead to increased negative voltage on the line being protected.


Another consideration is the output impedance of the power supply for fast transient currents. Most power supplies exhibit a much higher output impedance to fast transient current spikes. In the V_Z equation above, the V_{Supply} term, in reality, is given by ($V_{DC} + I_{esd} \times R_{out}$), where V_{DC} and R_{out} are the nominal supply DC output voltage and effective output impedance of the power supply respectively. As an example, a R_{out} of 1 ohm would result in a 10V increment in V_Z for a peak I_{esd} of 10A. To mitigate this effect, a high frequency bypass capacitor should be connected between the V_P pin of the PAC DN007 and the ground plane. The value of this bypass capacitor should be chosen such that it will absorb the charge transferred by the ESD pulse with minimal change in V_P . Typically a value in the 0.1 μ F to 0.2 μ F range is adequate for IEC-1000-4-2, level 4 contact discharge protection (8KV). Ceramic chip capacitors mounted with short printed circuit board traces are a good choice for this application. Electrolytic capacitors should be avoided as they have poor high frequency characteristics. For extra protection, connect a zener diode in parallel with the bypass capacitor to mitigate the effects of the parasitic series inductance inherent in the capacitor. The breakdown voltage of the zener diode should be slightly higher than the maximum supply voltage.


As a general rule, the PAC DN007 should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the PAC DN006 as possible, with minimum PCB trace lengths to the power supply and ground planes to minimize stray series inductance.




QSOP - TOP VIEW









Mechanical Specifications					
Lead Plating	Tin-Lead				
Lead Material	Copper Alloy				
Lead Coplanarity	0.004" (0.102mm)				
Substrate Material	Silicon				
Body Material	Molded Epoxy				
Flammability	UL94V-0				

Package D	Dimensions.	Power Dissin	oation & Info	rmation	
Package	QSOP				
Pins	24				
JEDEC	MO137				
	m	m	inches		
	min	max	min	max	
Α	1.35	1.75	0.053	0.069	
A ₁	0.10	0.25	0.004	0.010	
В	0.20	0.30	0.008	0.012	
С	0.18	0.25	0.007	0.010	
D	8.56	8.73	0.337	0.344	
E	3.81	3.98	0.150	0.157	
е	0.64 BSC		0.025 BSC		
Н	5.79	6.19	0.228	0.244	
L	0.40	1.27	0.016	0.050	
P _D @ 70 C	1.00W				
# / tube	56 pcs				
# / tape & reel	2,500 pcs				