#### **INTEGRATED CIRCUITS**

## DATA SHEET

### **PCK953**

20-125 MHz PECL input / 9 CMOS output 3.3 V PLL clock driver

Product data Supersedes data of 2001 Feb 08 2003 May 02





### 20-125 MHz PECL input / 9 CMOS output 3.3 V PLL clock driver

**PCK953** 

#### **DESCRIPTION**

The PCK953 is a 3.3 V compatible, PLL-based clock driver device targeted for high performance clock tree designs. With output frequencies of up to 125 MHz, and output skews of 100 ps, the PCK953 is ideal for the most demanding clock tree designs. The devices employ a fully differential PLL design to minimize cycle-to-cycle and phase jitter.


The PCK953 has a differential LVPECL reference input, along with an external feedback input. These features make the PCK953 ideal for use as a zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance. The MR/OE input pin will reset the internal counters and 3-State the output buffers when driven HIGH.

The PCK953 is fully 3.3 V compatible and requires no external loop filter components. All control inputs accept LVCMOS or LVTTL compatible levels, while the outputs provide LVCMOS levels with the ability to drive terminated 50  $\Omega$  transmission lines. For series terminated 50  $\Omega$  lines, each of the PCK953 outputs can drive two traces, giving the device an effective fanout of 1:18. The device is packaged in a 7  $\times$  7 mm 32-lead LQFP package to provide the optimum combination of board density and performance.

#### **FEATURES**

- Fully integrated PLL
- Output frequency up to 125 MHz in PLL mode
- Outputs disable in high impedance
- LQFP32 packaging
- 55 ps cycle-to-cycle jitter typical
- 9 mA quiescent current, I<sub>CCA</sub>, typical
- 60 ps static phase offset typical
- Less than 10 μA quiescent current, I<sub>CCO</sub>, typical

#### PIN CONFIGURATION



#### PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	V <sub>CCA</sub>	Analog supply voltage. See Application Information section for design and layout considerations.
2	FB_CLK	Feedback clock input (CMOS) to comparator / phase detector
3-6	NC	Not connected
7	GNDI	Ground pin associated with input circuitry
8	PECL_CLK	LVPECL reference clock input, true
9	PECL_CLK	LVPECL reference clock input, complementary
10	MR/OE	Master Reset / Output Enable input. See Function Table
11, 1519, 23, 27	V <sub>CCO</sub>	Supply voltage pins associated with output driver circuitry
12, 14, 16, 18, 20, 22, 24, 26	Q7-Q0	Buffered clock outputs (CMOS)
13, 17, 21, 25, 29	GNDO	Ground pins associated with output driver circuitry
28	QFB	Buffered clock output intended to be fed to feedback pin FB_CLK
30 PLL_EN		PLL Enable input pin. See Function Table
31	BYPASS	Bypass input pin. See Function Table
32	VCO_SEL	VCO Select input pin. See Function Table


## 20-125 MHz PECL input / 9 CMOS output 3.3 V PLL clock driver

**PCK953** 

#### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
LQFP32 plastic low profile quad flat package; 32 leads	0 to +70 °C	PCK953BD	SOT358-1

#### **LOGIC DIAGRAM**



#### **FUNCTION TABLE**

BYPASS	Function		
1	PLL Enabled		
0	PLL Bypass		
MR/OE	Function		
1	Outputs Disabled		
0	Outputs Enabled		
VCO_SEL	Function		
1	÷ 2		
0	÷1		
PLL_EN	Function		
1	Select VCO		
0	Select PECL_CLK		

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.3	4.6	V
VI	Input voltage	-0.3	V <sub>DD</sub> +0.3	V
I <sub>IN</sub>	Input current	_	±20	mA
T <sub>stg</sub>	Storage temperature range	-40	+125	°C

#### NOTE:

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

### 20-125 MHz PECL input / 9 CMOS output 3.3 V PLL clock driver

**PCK953** 

#### **DC CHARACTERISTICS**

 $T_{amb}$  = 0 to 70°C;  $V_{CC}$  = 3.3 V ±5%

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
$V_{IH}$	HIGH-level input voltage LVCMOS inputs		2.0	_	3.6	V
$V_{IL}$	LOW-level input voltage LVCMOS inputs		_	_	0.8	V
$V_{p-p}$	Peak-to-peak input voltage PECL_CLK		300	_	1000	mV
$V_{CMR}$	Common mode range PECL_CLK	Note 1	V <sub>CC</sub> -1.5	_	V <sub>CC</sub> -0.6	mV
V <sub>OH</sub>	HIGH-level output voltage	$I_{OH} = -20 \text{ mA};^2$	2.4	_	_	V
$V_{OL}$	LOW-level output voltage	$I_{OL} = 20 \text{ mA};^2$	_	_	0.5	V
I <sub>IN</sub>	Input current		_	_	±75	μΑ
C <sub>IN</sub>	Input capacitance		_	_	4	pF
$C_{PD}$	Power dissipation capacitance	per output	_	25	_	pF
Icc	Maximum quiescent supply current	All V <sub>CC</sub> pins	_	9	20	mA
ICCPLL	Maximum PLL supply current	V <sub>CCA</sub> pin only	_	9	20	mA

#### NOTES:

#### PLL INPUT REFERENCE CHARACTERISTICS

 $T_{amb} = 0 \text{ to } 70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
f <sub>ref</sub>	Reference input frequency		20	125	MHz
f <sub>refDC</sub>	Reference input duty cycle		25	75	%

#### NOTE:

#### **AC CHARACTERISTICS**

 $T_{amb}$  = 0 to 70°C;  $V_{CC}$  = 3.3 V ±5%

SYMBOL	PARAMETER		CONDITION	MIN	TYP	MAX	UNIT
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time		0.8 V to 2.0 V	0.30	0.55	0.8	ns
t <sub>pw</sub>	Output duty cycle			45	50	55	%
t <sub>sk(O)</sub>	Output-to-output skews (relati	ve to QFB)		_	_	100	ps
f <sub>VCO</sub>	PLL VCO lock range			120	_	500	MHz
f <sub>MAX</sub>	Maximum output frequency	DI I made	VCO_SEL = 1	20	_	100	MHz
		PLL mode	VCO_SEL = 0	35		125	MHz
		Bypass mode				225	MHz
t <sub>pd</sub> (lock)	Input to EXT_FB delay (with F	PLL locked)	f <sub>ref</sub> = 50 MHz	-75	_	125	ps
t <sub>pd</sub> (by- pass)	Input to Q delay		PLL bypassed	3	5.2	7	ns
t <sub>PLZ-HZ</sub>	Output disable time			_	_	7	ns
t <sub>PZL</sub>	Output enable time			_	_	6	ns
t <sub>jitter</sub>	Cycle-to-cycle jitter (peak-to-p	peak)		_	55	100	ps
t <sub>lock</sub>	Maximum PLL lock time			_	0.01	10	ms

#### NOTE:

2003 May 02

<sup>1.</sup> V<sub>CMR</sub> is the difference from the most positive side of the differential input signal. Normal operation is obtained when the HIGH input is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> specification.

<sup>2.</sup> The PCK953 outputs can drive series or parallel terminated 50  $\Omega$  (or 50  $\Omega$  to  $V_{CC}/2$ ) transmission lines on the incident edge (see 'Applications information' section).

<sup>1.</sup> Maximum and minimum input reference is limited by the VCO lock range and the feedback divider.

<sup>1.</sup> X will be targeted for 0 ns, but may vary from target by ±150 ps based on characterization of silicon.

#### **APPLICATION INFORMATION**

#### Power supply filtering

The PCK953 is a mixed analog/digital product and as such it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The PCK953 provides separate power supplies for the output buffers ( $V_{\rm CCO}$ ) and the phase-locked loop ( $V_{\rm CCA}$ ) of the device. The purpose of this design technique is to try to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a controlled environment such as an evaluation board, this level of isolation is sufficient. However, in a digital system environment where it is more difficult to minimize noise on the power supplies, a second level of isolation may be required. The simplest form of isolation is a power supply filter on the  $V_{\rm CCA}$  pin for the PCK953.

Figure 1 illustrates a typical power supply filter scheme. The PCK953 is most susceptible to noise with spectral content in the 1 kHz to 1 MHz range. Therefore, the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the V<sub>CC</sub> supply and the V<sub>CCA</sub> pin of the PCK953. From the datasheet, the  $I_{\mbox{\scriptsize VCCA}}$  current (the current sourced though the  $\mbox{\scriptsize V}_{\mbox{\scriptsize CCA}}$ pin) is typically 15 mA (20 mA maximum), assuming that a minimum of 3.0 V must be maintained on the  $V_{\mbox{CCA}}$  pin, very little DC voltage drop can be tolerated when a 3.3 V V<sub>CC</sub> supply is used. The resistor shown in Figure 1 must have a resistance of 10-15  $\Omega$  to meet the voltage drop criteria. The RC filter pictured will provide a broadband filter with approximately 100:1 attenuation for noise whose spectral content is above 20 kHz. As the noise frequency crosses the series resonant point of an individual capacitor, its overall impedance begins to look inductive, and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. It is recommended that the user start with an 8-10  $\,\Omega$  resistor to avoid potential V<sub>CC</sub> drop problems, and only move to the higher value resistors when a higher level of attenuation is shown to be needed.




Figure 1. Power supply filter

Although the PCK953 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

#### **Driving transmission lines**

The PCK953 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20  $\Omega$ , the drivers can drive either parallel or series terminated transmission lines.

In most high performance clock networks, point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50  $\Omega$  resistance to  $V_{CC}/2$ . This technique draws a fairly high level of DC current, and thus only a single terminated line can be driven by each output of the PCK953 clock driver. For the series terminated case, however, there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 2 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fanout of the PCK953 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 2. Single versus dual transmission lines

The waveform plots of Figure 3 show the simulation results of an output driving a single line versus two lines. In both cases, the drive capability of the PCK953 output buffers is more than sufficient to drive 50  $\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations, a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the PCK953. The output waveform in Figure 3 shows a step in the waveform; this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 43  $\Omega$  series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

VL = VS (
$$Z_O$$
 / ( $R_S$  +  $R_O$  +  $Z_O$ ))
$$Z_O = 50 Ω \parallel 50 Ω$$

$$R_S = 36 Ω \parallel 36 Ω$$

$$R_O = 14 Ω$$
VL = 3.0 (25 / (18 + 14 + 25) = 3.0 (25 / 57) = 1.31 V

5

### 20-125 MHz PECL input / 9 CMOS output 3.3 V PLL clock driver

**PCK953** 

At the load end, the voltage will double due to the near unity reflection coefficient, to 2.62 V. It will then increment towards the quiescent 3.0 V in steps separated by one round-trip delay (in this case 4.0 ns).




Figure 3. Single versus dual waveforms

Since this step is well above the threshold region, it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 4 should be used. In this case, the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched.




Figure 4. Optimized dual line termination


SPICE level output buffer models are available for engineers who want to simulate their specific interconnect schemes. In addition, IV characteristics are in the process of being generated to support the other board-level simulators in general use.

### 20-125 MHz PECL input / 9 CMOS output 3.3 V PLL clock driver

**PCK953** 

LQFP32: plastic low profile quad flat package; 32 leads; body 7 x 7 x 1.4 mm

SOT358-1



#### DIMENSIONS (mm are the original dimensions)

-																				
	UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	Н <sub>D</sub>	HE	L	Lp	٧	w	у	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
	mm	1.6	0.20 0.05	1.45 1.35	0.25	0.4 0.3	0.18 0.12	7.1 6.9	7.1 6.9	0.8	9.15 8.85	9.15 8.85	1	0.75 0.45	0.2	0.25	0.1	0.9 0.5	0.9 0.5	7° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT358 -1	136E03	MS-026				<del>-00-01-19-</del> 03-02-25

# 20-125 MHz PECL input / 9 CMOS output 3.3 V PLL clock driver

PCK953

#### **REVISION HISTORY**

Rev	Date	Description
_3	20030502	Product data (9397 750 11465); ECN 853-2222 29827 dated 17 April 2003. Supersedes data of 2001 Feb 08 (9397 750 08062).
		Modifications:
		<ul> <li>Frequency specification was widened - minor change.</li> </ul>
_2	20010208	Product data (9397 750 08062); ECN 853-2222 25600 Dated 2001 Feb 08. Supersedes data of 2000 Oct 25.

2003 May 02

### 20-125 MHz PECL input / 9 CMOS output 3.3 V PLL clock driver

**PCK953** 

#### **Data sheet status**

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
ı	Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 05-03

Document order number: 9397 750 11465

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com.

Let's make things better.

Philips Semiconductors



