

# **Low-Noise Phase-Lock Loop Clock Driver with 9 Clock Outputs**

### **Product Features**

- Low-Noise Phase-Lock Loop Clock Distribution to meet 100 MHz Registered DIMM Synchronous DRAM module specifications for server/workstation/PC applications
- Allows Clock Input to have Spread Spectrum modulation for EMI reduction
- Zero Input-to-Output delay: Distribute One Clock Input to one bank of five and one bank of four outputs, with separate output enables
- Same pinout as TI CDC2509A/2509B
- Low jitter: Cycle-to-Cycle jitter ±100ps max.
- On-chip series damping resistor at clock output drivers for low noise and EMI reduction
- Operates at 3.3V V<sub>CC</sub>
- Packaged in Plastic 24-pin Thin Shrink Small-Outline Package(L)


### **Product Description**

The PI6C2509Q is a "quiet," low-skew, low-jitter, phase-lock loop (PLL) clock driver, distributing low-noise clock signals for SDRAM and server applications. By connecting the feedback FB OUT output to the feedback FB IN input, the propagation delay from the CLK IN input to any clock output will be nearly zero. This zero-delay feature allows the CLK IN input clock to be distributed, providing 5 clocks for the first bank, and an additional 4 clocks for the second bank.

This clock driver is designed to meet the PC100 SDRAM Registered DIMM specification. For test purposes, the PLL can be bypassed by strapping AV<sub>CC</sub> to ground.

The PI6C2509Q has the same pinout as TI CDC2509A/2509B, with enhanced rise/fall times, and allowing a Spread Spectrum clock input.

### Logic Block Diagram




#### **Functional Table**

Inp	outs	Outputs		
1G	2G	1Y [0:4]	2Y [0:3]	FB_OUT
L	L	L	L	
L	Н	L	CLK_IN	CLV IN
Н	L	CLK_IN	L	CLK_IN
Н	Н	CLK_IN	CLK_IN	

### **ProductPinConfiguration**

161



PS8363 02/16/99



### **Pin Functions**

Pin Name	Pin No.	Туре	Description
CLK_IN	24	I	Reference Clock input. CLK_IN allows spread spectrum of 0.5% underspread.
FB_IN	13	I	Feedback input. FB_IN provides the feedback signal to the internal PLL.
1G	11	I	Output bank enable. When 1G is LOW, outputs 1Y[0:4] are disabled to a logic low state. When 1G is HIGH, all outputs 1Y[0:4] are enabled.
2G	14	Ι	Output bank enable. When 2G is LOW, outputs 2Y[0:3] are disabled to a logic low state. When 2G is HIGH, all outputs 2Y[0:3] are enabled.
FB_OUT	12	О	Feedback output. FB_OUT is dedicated for external feedback. FB_OUT has an embedded series-damping resistor of the same value as the clock outputs 1Yx, 2Yx.
1Y[0:4]	3,4,5,8,9	О	Clock outputs. These outputs provide low-skew copies of CLK_IN.  Each output has an embedded series-damping resistor.
2Y[3:0]	16,17, 20, 21	О	Clock outputs. These outputs provide low-skew copies of CLK_IN.  Each output has an embedded series-damping resistor.
AV <sub>CC</sub>	23	Power	Analog power supply. $AV_{CC}$ can be also used to bypass the PLL for test purposes. When $AV_{CC}$ is strapped to ground, PLL is bypassed and CLK_IN is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
V <sub>CC</sub>	2,10,15,22	Power	Power supply
GND	6,7,18,19	Ground	Ground



### **DC Specifications**

Absolute maximum ratings over operating free-air temperature range.

Symbol	Parameter	Min.	Max.	Units	
$V_{\rm I}$	Input voltage range		V = = ±0.5		
V <sub>O</sub>	Output voltage range	-0.5	V <sub>CC</sub> +0.5	V	
V <sub>I_DC</sub>	DC input voltage		+5.0		
I <sub>O_DC</sub>	DC output current		100	mA	
Power	Maximum power dissipation at $T_A = 55^{\circ}C$ in still air		1.0	W	
T <sub>STG</sub>	Storage temperature	-65	150	°C	

Note: Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

Parameter	Test Conditions	Vcc	Min.	Тур.	Max.	Units
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$	3.6V			10	μА
C <sub>I</sub>	$V_{I} = V_{CC}$ or GND	2 2 3 7		4		"F
Co	$V_{O} = V_{CC}$ or GND	3.3V		6		pF

### **Recommended Operating Conditions**

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub>	Supply voltage	3	3.6	
V <sub>IH</sub>	High level input voltage	2		V
V <sub>IL</sub>	Low level input voltage		0.8	V
VI	Input voltage	0	V <sub>CC</sub>	
T <sub>A</sub>	Operating free-air temperature	0	70	°C

## Electrical characteristics over recommended operating free-air temperature range Pull Up/Down Currents of PI6C2509Q, V<sub>CC</sub> = 3.0V

Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH</sub>	Pull-up current	$V_{OUT} = 2.4V$		-13.6	
		$V_{OUT} = 2.0V$		-22	mA
Ţ	D. II days a survey	$V_{OUT} = 0.8V$	19		
$I_{ m OL}$	Pull-down current	$V_{OUT} = 0.55V$	13		

PS8363 02/16/99 163



#### **AC Specifications**

Timing requirements over recommended ranges of supply voltage and operating free-air temperature.

Symbol	Parameter	Min.	Max.	Units
Fclock	Clock frequency - PI6C2509Q	25	133	MHz
Dcyi	Input clock duty cycle	40	60	%
	Stabilization Time after power up		1	ms


### $Switching \ characteristics\ over\ recommended\ ranges\ of\ supply\ voltage\ and\ operating\ free-air\ temperature, CL=30 pF$

Parameter	Evom (Innut)	To (Output)	$V_{CC} = 3.3V \pm 0.30V, 0-70^{\circ}C$			Units
rarameter	From (Input)		Min.	Тур.	Max.	Units
tphase error without jitter	CLK_IN↑ at 100 MHz and 66 MHz	FB_IN↑	-150		+150	
Jitter, cycle-to-cycle	Any Output or FB_OUT in CLKn, at 100 MHz and 66 MHz	Output or FB_OUT in CLKn+1	-100		+100	ps
Skew, at 100 MHz and 66 MHz	Any Y or FB_OUT				200	
Duty cycle		Any Y or	45		55	%
t <sub>R</sub> , rise-time, 0.4V to 2.0V		FB_OUT		1.0		ma
t <sub>F</sub> , fall-time, 2.0V to 0.4V				1.1		ns

Note: These switching parameters are guaranteed, but not production tested.

### **Package Mechanical Information**

Plastic 24-pin Thin Shrink Small-Outline Package (L package).



Part Number	Operating Freq. Range	Ordering P/N
PI6C2509Q	25 MHz -133 MHz	PI6C2509QL

### **Pericom Semiconductor Corporation**

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

164

PS8363 02/16/99