


## Low-Noise Phase-Locked Loop Clock Driver with 9 Clock Outputs

### Product Features

- Operating Frequency up to 125 MHz
- Low-Noise Phase-Locked Loop Clock Distribution to meet Registered DIMM Synchronous DRAM module specifications for server/workstation/PC applications
- Allows Clock Input to have Spread Spectrum modulation for EMI reduction
- Zero Input-to-output delay: Distribute One Clock Input to one bank of five and one bank of four outputs, with separate output enables
- Low jitter: Cycle-to-Cycle jitter  $\pm 100\text{ps}$  max.
- On-chip series damping resistor at clock output drivers for low noise and EMI reduction
- Operates at 3.3V V<sub>CC</sub>
- Packaged in Plastic 24-pin Thin Shrink Small-Outline Package (L)

### Logic Block Diagram



### Product Description

The PI6C2509C is a “quiet,” low-skew, low-jitter, phase-locked loop (PLL) clock driver, distributing low-noise clock signals for SDRAM and server applications. By connecting the feedback FB\_OUT output to the feedback FB\_IN input, the propagation delay from the CLK\_IN input to any clock output will be nearly zero. This zero-delay feature allows the CLK\_IN input clock to be distributed, providing 5 clocks for the first bank, and an additional 4 clocks for the second bank.

For testing, the PLL can be bypassed by strapping AV<sub>CC</sub> to ground. The PI6C2509C has the same pinout as TI’s CDC2509x, with enhanced rise/fall times, allowing a Spread Spectrum clock input with a 30-ohm on-chip series damping resistor. PI6C2509C1 is similar to PI6C2509C, except that it has a zero-Ohm damping resistor.

### Product Pin Configuration

24-Pin L	
AGND	1
VCC	2
1Y0	3
1Y1	4
1Y2	5
GND	6
GND	7
1Y3	8
1Y4	9
VCC	10
1G	11
FB_OUT	12
	24
	23
	22
	21
	20
	19
	18
	17
	16
	15
	14
	13
CLK_IN	
AV <sub>CC</sub>	
V <sub>CC</sub>	
2Y0	
2Y1	
GND	
GND	
2Y2	
2Y3	
V <sub>CC</sub>	
2G	
FB_IN	

### Functional Table

Input Control	Outputs	
1G,2G	1Y[0:4] ,2Y[0:3]	FB_OUT
L	L	CLK_IN
H	CLK_IN	CLK_IN

### Pin Functions

Pin Name	Pin No.	Type	Description
CLK_IN	24	I	Clock input. CLK_IN allows spread spectrum.
FB_IN	13	I	Feedback input. FB_IN provides the feedback signal to the internal PLL.
1G	11	I	Output bank enable. When 1G is LOW, outputs 1Y[0:4] are disabled to a logic low state. When 1G is HIGH, all outputs 1Y[0:4] are enabled.
2G	14	I	Output bank enable. When 2G is LOW, outputs 2Y[0:3] are disabled to a logic low state. When 2G is HIGH, all outputs 2Y[0:3] are enabled.
FB_OUT	12	O	Feedback output. FB_OUT is dedicated for external feedback. FB_OUT has an embedded series-damping resistor of the same value as the clock outputs 1Yx, 2Yx.
1Y[0:4]	3,4,5,8,9	O	Clock outputs. These outputs provide low-skew copies of CLK_IN. Each output has an embedded series-damping resistor.
2Y[3:0]	16,17, 20, 21	O	Clock outputs. These outputs provide low-skew copies of CLK_IN. Each output has an embedded series-damping resistor.
AVCC	23	Power	Analog power supply. AVCC can be also used to bypass the PLL for test purposes. When AVCC is strapped to ground, PLL is bypassed and CLK_IN is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
VCC	2,10,15,22	Power	Power supply.
GND	6,7,18,19	Ground	Ground.

## DC Specifications

Absolute maximum ratings over operating free-air temperature range.

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CC</sub> , AV <sub>CC</sub>	Supply voltage	I <sub>IK</sub> < I <sub>IK_MAX</sub>	-0.5	4.6	V
V <sub>I</sub>	Input voltage			6.5	
V <sub>OX</sub>	Voltage applied to any output			4.6	
I <sub>IK_MAX</sub>	Output clamp current	V <sub>I</sub> < 0	-50	50	mA
I <sub>OK_MAX</sub>	Input clamp current	V <sub>O</sub> < 0, or V <sub>O</sub> > V <sub>CC</sub>			
I <sub>OC</sub>	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>			
I <sub>XX</sub>	Continuous current through V <sub>CC</sub> /GND	-100	100		
P <sub>D</sub>	Power dissipation	T <sub>A</sub> = 55°C, still air		0.7	W
T <sub>TSG</sub>	Storage temperature range		-65	150	°C

**Note:**

Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

## Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub> , AV <sub>CC</sub>	Supply voltage	3.0	3.6	V
V <sub>IH</sub>	Low input voltage	2.0		
V <sub>IL</sub>	High input voltage		0.8	
V <sub>I</sub>	Input voltage	0.0	V <sub>CC</sub>	mA
I <sub>OH</sub>	High output current	-12		
I <sub>OL</sub>	Low output current		12	
T <sub>A</sub>	Operating free air temperature	0	85	°C

**Note:**

1. All unused inputs must be held high or low.

**Electrical characteristics over recommended operating conditions**

Symbol	Parameter	Test Conditions	V <sub>CC</sub> , AV <sub>CC</sub>	Min.	Typ.	Max.	Units
V <sub>IK</sub>	Input Clamp Voltage	I <sub>I</sub> = -18mA	3V			-1.2	V
V <sub>OH</sub>	High Output Voltage	I <sub>OH</sub> = -100uA	Min. – Max.	V <sub>CC</sub> -0.2			
		I <sub>OH</sub> = -12mA	3V	2.1			
		I <sub>OH</sub> = -6mA	3V	2.4			
V <sub>OL</sub>	Low Output Voltage	I <sub>OL</sub> = 100uA	Min. – Max.			0.2	mA
		I <sub>OL</sub> = 12mA	3V			0.8	
		I <sub>O</sub> = 6mA	3V			0.55	
I <sub>OH</sub>	High Output Current	V <sub>O</sub> = 1.0V	3.135V	-32			μA
		V <sub>O</sub> = 1.65V	3.3V		-36		
		V <sub>O</sub> = 3.135V	3.465V			-12	
I <sub>OL</sub>	Low Output Current	V <sub>O</sub> = 1.95V	3.135V	34			pF
		V <sub>O</sub> = 1.65V	3.3V		40		
		V <sub>O</sub> = 0.4V	3.465V			14	
I <sub>I</sub>	Input Current	V <sub>I</sub> = V <sub>CC</sub> /GND	3.6V	-5		5	pF
I <sub>CC</sub>	Supply Current	V <sub>I</sub> = V <sub>CC</sub> /GND, I <sub>O</sub> = 0, V <sub>O</sub> = low/high	3.6V			10	
C <sub>I</sub>	Input Capacitance	V <sub>I</sub> = V <sub>CC</sub> /GND	3.3V		4		pF
C <sub>O</sub>	Output Capacitance	V <sub>O</sub> = V <sub>CC</sub> /GND	3.3V		6		

## AC Specifications

Timing requirements over recommended ranges of supply voltage and operating free-air temperature.

Symbol	Parameter	Min.	Max.	Units
FCLK	Clock frequency	25	125	MHz
DCYI	Input clock duty cycle	40	60	%
	Stabilization Time after power up		1	ms


Switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L=30\text{pF}$

Parameter	From	To	$V_{CC} = 3.3V \pm 0.165V$			Units
			Min.	Typ.	Max.	
tphase error, with and without Spread Spectrum	CLK_IN↑ at 100 MHz	FB_IN↑	-150		+150	
Jitter, cycle-to-cycle with and without Spread Spectrum	Any Output or FB_OUT in CLK <sub>n</sub> at 100 MHz	Output or FB_OUT in CLK <sub>n+1</sub>	-100		100	ps
Skew	Any Y or FB_OUT				200	
Duty cycle	CLK_IN > 66 MHz	Any Y or FB_OUT	45		55	%
$t_r$ , rise-time	$V_O = 1.2 - 1.8V$ , IBIS Simulation		2.5		1.0	ns
$t_f$ , fall-time						

Note: These switching parameters are guaranteed, but not production tested.

## Package Mechanical Information

Plastic 24-pin Thin Shrink Small-Outline Package (L package).



## Ordering Information

Part Number	Series Damping Resistor	Ordering P/N
PI6C2509C	30 Ohms	PI6C2509CL
PI6C2509C1	Zero Ohms	PI6C2509C1L