



Low-Noise Phase-Locked Loop **Clock Driver with 9 Clock Outputs**

Product Features


- Operating Frequency up to 150 MHz
- Low-Noise Phase-Locked Loop Clock Distribution to meet 133 MHz Registered DIMM Synchronous DRAM module specifications for server/workstation/PC applications
- Allows Clock Input to have Spread Spectrum modulation for EMI reduction
- Zero Input-to-output delay: Distribute One Clock Input to one bank of five and one bank of four outputs, with separate output enables
- Low jitter: Cycle-to-Cycle jitter ±75ps max.
- On-chip series damping resistor at clock output drivers for low noise and EMI reduction
- Operates at 3.3V V_{CC}
- Package: Plastic 24-pin TSSOP (L)

Product Description

The PI6C2509-133 is a "quiet," low-skew, low-jitter, phase-locked loop (PLL) clock driver, distributing low-noise clock signals for SDRAM and server applications. By connecting the feedback FB OUT output to the feedback FB IN input, the propagation delay from the CLK IN input to any clock output will be nearly zero. This zero-delay feature allows the CLK IN input clock to be distributed, providing 5 clocks for the first bank, and an additional 4 clocks for the second bank.


This clock driver is designed to meet the PC133 SDRAM Registered DIMM specification. For test purposes, the PLL can be bypassed by strapping AV_{CC} to ground.

Logic Block Diagram



Product Pin Configuration

1



PSXXXX 06/01/99



Functional Table

Input Control	Outputs		
X ⁽¹⁾ G	X ⁽¹⁾ Y[0:3]	FB_OUT	
L	L	CLK_IN	
Н	CLK_IN	CLK_IN	

Note:

1. X is either 1 or 2

Pin Functions

Pin Name	Pin No.	Туре	Description
CLK_IN	24	I	Clock input. CLK_IN allows spread spectrum.
FB_IN	13	I	Feedback input. FB_IN provides the feedback signal to the internal PLL.
1G	11	I	Output bank enable. When 1G is LOW, outputs 1Y[0:4] are disabled to a logic low state. When 1G is HIGH, all outputs 1Y[0:4] are enabled.
2G	14	I	Output bank enable. When 2G is LOW, outputs 2Y[0:3] are disabled to a logic low state. When 2G is HIGH, all outputs 2Y[0:3] are enabled.
FB_OUT	12	О	Feedback output. FB_OUT is dedicated for external feedback. FB_OUT has an embedded series-damping resistor of the same value as the clock outputs 1Yx, 2Yx.
1Y[0:4]	3,4,5,8,9	О	Clock outputs. These outputs provide low-skew copies of CLK_IN. Each output has an embedded series-damping resistor.
2Y[3:0]	16,17, 20, 21	О	Clock outputs. These outputs provide low-skew copies of CLK_IN. Each output has an embedded series-damping resistor.
AV _{CC}	23	Power	Analog power supply. AV_{CC} can be also used to bypass the PLL for test purposes. When AV_{CC} is strapped to ground, PLL is bypassed and CLK_IN. is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
V _{CC}	2,10,15,22	Power	Power supply.
GND	6,7,18,19	Ground	Ground.



DC Specifications

Absolute maximum ratings over operating free-air temperature range.

Symbol	Parameter	Min.	Max.	Units
VI	Input voltage range		Vac + 0.5	
Vo	Output voltage range	-0.5	$V_{CC} + 0.5$	V
V _I _DC	DC input voltage		+5.0	
I _O _DC	DC output current		100	mA
Power	Maximum power dissipation at $T_A = 55$ °C in still air		1.0	W
T _{STG}	Storage temperature	-65	150	°C

Note:

Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

Parameter	Test Conditions	v_{cc}	Min.	Тур.	Max.	Units
I_{CC}	$V_{\rm I} = V_{\rm CC}$ or GND; $I_{\rm O} = 0^{(1)}$	3.6V			10	μΑ
$C_{\rm I}$	$V_{I} = V_{CC}$ or GND	2 2 3 7		4		"F
Co	$V_O = V_{CC}$ or GND	3.3V		6		pF

Note:

1. Continuous output current

Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Units
V _{CC}	Supply voltage	3.0	3.6	
V _{IH}	High level input voltage	2.0		V
$ m V_{IL}$	Low level input voltage		0.8	v
VI	Input voltage	0.0	V _{CC}	
TA	Operating free-air temperature	0	70	°C

Electrical characteristics over recommended operating free-air temperature range Pull Up/Down Currents of PI6C2509-133, V_{CC} = 3.0V

Symbol	Parameter	Condition	Min.	Max.	Units
Love	Pull-up current	$V_{OUT} = 2.4V$		-13.6	
I _{OH}	Pull-up current	$V_{OUT} = 2.0V$		-22	mA
T	Pull-down current	$V_{OUT} = 0.8V$	19		ША
I _{OL}	Pull-down current	$V_{OUT} = 0.55V$	13		

3

PSXXXX 06/01/99



AC Specifications

Timing requirements over recommended ranges of supply voltage and operating free-air temperature.

Symbol	Parameter	Min.	Max.	Units
F _{CLK}	Input clock frequency	25	150	MHz
	Input clock duty cycle	40	60	%
	Stabilization time after power up		1	ms


Switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L=30pF

Parameter	From	To	$V_{CC} = 3.3V \pm 0.3V, 0-70^{\circ}C$			Units
rarameter	From	То	Min.	Тур.	Max.	Units
tphase error, with and without Spread Spectrum	CLK_IN↑ at 133 MHz	FB_IN↑	-150		+150	
Jitter, cycle-to-cycle with and without Spread Spectrum	Any Output or FB_OUT in CLK _n at 133 MHz	Output or FB_OUT in CLK _{n+1}	-75		+75	ps
Skew, at 133 MHz	Any Y or FB_OUT				150	
Duty cycle		Any Y or	45	50	55	%
t _r , rise-time, 0.4V to 2.0V		FB_OUT		1.0		
t _f , fall-time, 2.0V to 0.4V				1.1		ns

Note: These switching parameters are guaranteed, but not production tested.

Package Mechanical Information

Plastic 24-pin Thin Shrink Small-Outline Package (L package).



Ordering Information

Part Number	Operating Frequency Range	Ordering P/N
PI6C2509-133	25 MHz -150 MHz	PI6C2509-133L

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

PSXXXX 06/01/99