

## Product Features

- Ideal for address line driving and clock distribution
- Eight banks with 1:4 fanout with 3-state control
- Typical  $t_{SK(0)}$  output skew < 500ps
- Balanced output drivers:  $\pm 24\text{mA}$
- Hysteresis on all inputs
- Packages available:
  - 56-pin 240-mil wide plastic TSSOP (A)
  - 56-pin 300-mil wide plastic SSOP (V)


## Product Description

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades.


The PI74FCT162344T is an address/clock driver designed to provide the ability to fanout to memory arrays. Eight banks, each with a fanout of four, and 3-state control, provide efficient address distribution. One or more banks may be used for clock distribution.

The PI74FCT162344T has balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

## Logic Block Diagram



## Product Pin Configuration



## Product Pin Description

Pin Name	Description
OE <sub>x</sub>	3-State Output Enable Inputs (Active LOW)
A <sub>x</sub>	Inputs
B <sub>xx</sub>	3-State Outputs
GND	Ground
VCC	Power

## Truth Table<sup>(1)</sup>

Inputs		Outputs
OE <sub>x</sub>	A <sub>x</sub>	B <sub>xx</sub>
L	L	L
L	H	H
H	X	Z

**Note:** 1. H = High Voltage Level  
L = Low Voltage Level  
X = Don't Care  
Z = High Impedance

## Capacitance (T<sub>A</sub> = 25°C, f = 1 MHz)

Parameters <sup>(1)</sup>	Description	Test Conditions	Typ	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	3.5	6.0	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	3.5	8.0	pF

### Note:

1. This parameter is determined by device characterization but is not production tested.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	–65°C to +150°C
Ambient Temperature with Power Applied .....	0°C to +70°C
Supply Voltage to Ground Potential .....	–0.5V to +7.0V
DC Input Voltage .....	–0.5V to +7.0V
DC Output Current .....	–60 to +120 mA
Power Dissipation .....	0.5W

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Operating Range

Ambient Temperature = –40°C to +85°C
V <sub>CC</sub> = 5.0V ±10%

## DC Electrical Characteristics (Over the Operating Range, T<sub>A</sub> = –40°C to +85°C, V<sub>CC</sub> = 5.0V ±10%)

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = –24mA	2.4	3.3	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 24mA	—	0.3	0.55	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0	—	—	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Logic LOW Level		—	—	0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub> (Input Pins)	—	—	±1	μA
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = GND (Input & I/O Pins)	—	—	±1	μA
I <sub>OZH</sub>	High Impedance	V <sub>CC</sub> = Max.	V <sub>OUT</sub> = 2.7V	—	—	±1	μA
I <sub>OZL</sub>	Output Current	(3-State Output Pins)	V <sub>OUT</sub> = 0.5V	—	—	±1	μA
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = –18mA		—	–0.7	–1.2	V
I <sub>ODH</sub>	Output HIGH Current	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(3)</sup>		–60	–115	–150	mA
I <sub>ODL</sub>	Output LOW Current	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(3)</sup>		60	115	150	mA
I <sub>OS</sub>	Short Circuit Current <sup>(4)</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND <sup>(4)</sup>		–80	–140	–225	mA
I <sub>OUT</sub>	Output Drive Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 2.5V <sup>(3)</sup>		–50	—	–180	mA
V <sub>H</sub>	Input Hysteresis			—	100	—	mV

### Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
3. This parameter is determined by device characterization but is not production tested.
4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

## Power Supply Characteristics

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = GND or V <sub>CC</sub>		0.1	500	μA
ΔI <sub>CC</sub>	Supply Current per Input @ TTL HIGH	V <sub>CC</sub> = Max.	V <sub>IN</sub> = 3.4 V <sup>(3)</sup>		0.5	1.5	mA
I <sub>CCD</sub>	Supply Current per Input per MHz <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open $\overline{OE}_X$ = GND One Bit Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		170	220	μA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open f <sub>i</sub> = 10 MHz 50% Duty Cycle $\overline{OE}_X$ = GND One Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		1.7	2.7 <sup>(5)</sup>	mA
			V <sub>IN</sub> = 3.4 V V <sub>IN</sub> = GND		2.0	3.5 <sup>(5)</sup>	
		V <sub>CC</sub> = Max., Outputs Open f <sub>i</sub> = 2.5 MHz 50% Duty Cycle $\overline{OE}_X$ = GND 16 Bits Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		3.4	4.9 <sup>(5)</sup>	
			V <sub>IN</sub> = 3.4 V V <sub>IN</sub> = GND		5.4	10.9 <sup>(5)</sup>	

### Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V<sub>CC</sub> = 5.0 V, +25°C ambient.
- Per TTL driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$   
I<sub>CC</sub> = Quiescent Current  
ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4 V)  
D<sub>H</sub> = Duty Cycle for TTL Inputs High  
N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
f<sub>i</sub> = Input Frequency  
N<sub>i</sub> = Number of Inputs at f<sub>i</sub>  
All currents are in milliamps and all frequencies are in megahertz.


## Switching Characteristics over Operating Range

Parameters	Description	Conditions <sup>(1)</sup>	162344AT		162344CT		162344ET		Unit
			Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	
tPLH tPHL	Propagation Delay Ax to Bx	CL = 50pF RL = 500Ω	1.5	4.8	1.5	4.3	1.5	3.8	ns
tpZH tpZL	Output Enable Time OEx to Bx		1.5	6.2	1.5	5.8	1.5	5.0	ns
tpHZ tPLZ	Output Disable Time OEx to Bx		1.5	5.6	1.5	5.2	1.5	4.6	ns
tsk1(o) <sup>(3,5)</sup>	Output Skew		—	0.5	—	0.35	—	0.25	ns
tsk2(o) <sup>(4,5)</sup>	Output Skew		—	0.5	—	0.5	—	0.3	ns

### Notes:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between outputs of the same bank and same package, switching in the same transition.
4. Skew between outputs of all banks of the same package with A1 through A8 tied together, switching in the same transition.
5. This parameter is guaranteed but not production tested.

## Tests Circuits For All Outputs<sup>(1)</sup>



## Switch Position

Test	Switch
Disable LOW Enable LOW	7V
All Other Tests	Open


### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

## SWITCHING WAVEFORMS


### Propagation Delay



### Enable and Disable Times



### Output Skew – $t_{SK1(o)}$ , $t_{SK2(o)}$



$$t_{SK(o)} = |t_{PLHy} - t_{PLHx}| \text{ or } |t_{PHLy} - t_{PHLx}|$$

#### Note:

$t_{SK1(o)}$  =  $Ox$  and  $Oy$  are in the same bank.

$t_{SK21(o)}$  =  $Ox$  and  $Oy$  are in a different bank on the same port.