

Burr-Brown Products from Texas Instruments



PCM1738

www.ti.com

24-Bit, 192kHz Sampling, **Advanced Segment, Audio-Stereo DIGITAL-TO-ANALOG CONVERTER**

FEATURES

24-BIT RESOLUTION ANALOG PERFORMANCE ($V_{CC} = +5V$): Dynamic Range: 117dB typ SNR: 117dB typ THD+N: 0.0004% typ Full-Scale Output: 2.2Vrms (at post amp) **DIFFERENTIAL CURRENT OUTPUT: 2.48mA** SAMPLING FREQUENCY: 10kHz to 200kHz SYSTEM CLOCK: 128, 192, 256, 384, 512, or 768f_s with Auto Detect ACCEPTS 16-, 20-, AND 24-BIT AUDIO DATA DATA FORMATS: Standard, I²S, and Left-Justified **8x OVERSAMPLING DIGITAL FILTER:** Stopband Attenuation: -82dB Passband Ripple: 0.002dB **OPTIONAL INTERFACE TO EXTERNAL** DIGITAL FILTER AVAILABLE OPTIONAL INTERFACE TO DSD DE-CODER FOR SACD PLAYBACK **USER-PROGRAMMABLE MODE CONTROLS:** Digital Attenuation: 0dB to -120dB, 0.5dB/Step **Digital De-Emphasis Digital Filter Roll-Off: Sharp or Slow** Soft Mute Zero Detect Mute Zero Flags for Each Output **DUAL-SUPPLY OPERATION:** +5V Analog, +3.3V Digital **5V TOLERANT DIGITAL INPUTS** SMALL SSOP-28 PACKAGE

APPLICATIONS

AV RECEIVERS DVD MOVIE PLAYERS SACD PLAYERS **HDTV RECEIVERS** CAR AUDIO SYSTEMS DIGITAL MULTI-TRACK RECORDERS OTHER MULTICHANNEL AUDIO SYSTEMS

DESCRIPTION

The PCM1738 is a CMOS, monolithic, Integrated Circuit (IC) that includes stereo Digital-to-Analog Converters (DACs) and support circuitry in a small SSOP-28 package. The data converters utilize a newly developed advanced segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The PCM1738 provides balanced current outputs, allowing the user to optimize analog performance externally, and accepts industry standard audio data formats with 16- to 24-bit data, providing easy interfacing to audio DSP and decoder chips. Sampling rates up to 200kHz are supported. The PCM1738 also has two optional modes of operation: an external digitalfilter mode (for use with the DF1704, DF1706, and PMD200), and a DSD decoder interface for SACD playback applications. A full set of user-programmable functions are accessible through a 4-wire serial control port that supports register write and read functions.



SPECIFICATIONS

All specifications at $T_A = +25$ C, $V_{DD} = +3.3V$, $V_{CC} = +5V$, SCKI = 256 f_S ($f_S = 44.1$ kHz), and 24-bit input data, unless otherwise noted.

			PCM1738E					
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS			
RESOLUTION			24		Bits			
DATA FORMAT								
Audio Data Interface Formats		Star	ndard, I2S, Left-Just	tified				
Audio Data Bit Length		16-,	20-, 24-Bits Select	able				
Audio Data Format		MSB-Fi	rst, Binary Two's C	omplement				
Sampling Frequency (f _S)		10		200	kHz			
System Clock Frequency		128, 1	192, 256, 384, 512,	768f _S				
DIGITAL INPUT/OUTPUT Logic Family			TTL-Compatible					
Input Logic Level								
V _{IH}		2.0			VDC			
V _{IL}				0.8	VDC			
Input Logic Current								
I _{IH}	$V_{IN} = V_{DD}$			10	A			
I _{IL}	$V_{IN} = 0V$			-10	A			
Output Logic Level								
V _{OH}	$I_{OH} = -2mA$	2.4			VDC			
V _{OL}	$I_{OL} = +2mA$			1.0	VDC			
High Impedance Output Logic Current ⁽¹⁾				-				
I _{OHZ}	$V_{OUT} = V_{DD}$			5	A			
I _{OLZ}	$V_{OUT} = V_{DD}$			5	A			
	- 001 • 00							
			0.0004	0.0000				
THD+N at $V_{OUT} = 0$ dB	$f_{S} = 44.1 \text{kHz}$		0.0004	0.0008	%			
	$f_{S} = 96 \text{kHz}$		0.0006		%			
	$f_{\rm S} = 192 \rm kHz$		0.0012		%			
Dynamic Range	EIAJ, A-Weighted, $f_{S} = 44.1$ kHz	114	117		dB			
	A-Weighted, $f_{S} = 96$ kHz		117		dB			
	A-Weighted, $f_{S} = 192$ kHz		117		dB			
Signal-to-Noise Ratio	EIAJ, A-Weighted, $f_S = 44.1$ kHz	114	117		dB			
	A-Weighted, $f_S = 96$ kHz		117		dB			
	A-Weighted, $f_S = 192 kHz$		117		dB			
Channel Separation	$f_S = 44.1 \text{kHz}$	110	115		dB			
	f _S = 96kHz		113		dB			
	$f_{S} = 192 kHz$		111		dB			
Level Linearity Error	$V_{OUT} = -110 dB$		1.0		dB			
DC ACCURACY								
V _{COM} 2 Voltage			2.45		v			
V _{COM} 2 Output Current	Delta V _{COM} 2 < 5%		100		A			
Gain Error	COM		2.0		% of FSF			
Gain Mismatch, Channel-to-Channel			0.5		% of FSF			
Bipolar Zero Error	at Bipolar Zero		0.5		% of FSF			
	· · · · · · · · · · · · · · · · · · ·		0.0		/* 0 0.			
DSD MODE DYNAMIC PERFORMANCE ⁽¹⁾	44.1kHz, 64f _S		0.0004		0/			
THD+N at Full Scale	2.48mAp-p		0.0004		%			
Dynamic Range	-60dB, EIAJ, A-Weighted		117		dB			
Signal-to-Noise Ratio	EIAJ, A-Weighted		117		dB			
ANALOG OUTPUT								
Output Current	Full Scale (0dB)		2.48		mAp-p			
DSD Mode Output Current	100% OUTPUT		2.48		mAp-p			
Center Current	Bipolar Zero Input		0		mAp-p			
DIGITAL-FILTER PERFORMANCE								
Filter Characteristics 1, Sharp Roll-Off								
Passband	0.002dB			0.454f _s	Hz			
Passband	–3dB			0.487f _S	Hz			
Stopband		0.546f _S		-	Hz			
Passband Ripple		Ĭ		0.002	dB			
Stopband Attenuation	Stopband = $0.546f_S$	-75			dB			
Stopband Attenuation	Stopband = $0.567f_S$	-82			dB			
Filter Characteristics 2, Slow Roll-Off								
Passband	0.04dB			0.274f _S	Hz			
Passband	-3dB			0.454f _S	Hz			
	-500	0.700f		0041S	Hz			
Stopband Reserved Binple		0.732f _S		0.000				
Passband Ripple	Stanbard 0.7004			0.002	dB			
Stopband Attenuation	Stopband = $0.732f_{S}$	-82	0.5 //		dB			
Delay Time			29/f _S		sec			
De-Emphasis Error		1		0.1	dB			



SPECIFICATIONS (Cont.)

All specifications at $T_A = +25$ C, $V_{DD} = +3.3V$, $V_{CC} = +5V$, SCKI = 256 f_S ($f_S = 44.1$ kHz), and 24-bit input data, unless otherwise noted.

			PCM1738E		
PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
POWER SUPPLY REQUIREMENTS					
Voltage Range, V _{DD}		+3.0	+3.3	+3.6	VDC
V _{CC}		+4.75	+5.0	+5.25	VDC
Supply Current, I _{DD} ⁽⁴⁾	$V_{DD} = 3.3V, f_{S} = 44.1 \text{kHz}$		7.0	9.8	mA
	$V_{DD} = 3.3V, f_{S} = 96kHz$		15.0		mA
	$V_{DD} = 3.3V, f_{S} = 192kHz$		30.0		mA
I _{cc}	$V_{CC} = 5.0V, f_{S} = 44.1 \text{kHz}$		33.0	46.2	mA
	$V_{CC} = 5.0V, f_{S} = 96kHz$		34.5		mA
	$V_{CC} = 5.0V, f_{S} = 192kHz$		36.5		mA
Power Dissipation	$V_{DD} = 3.3V, V_{CC} = 5.0V, f_{S} = 44.1kHz$		188	263	mW
	$V_{DD} = 3.3V, V_{CC} = 5.0V, f_{S} = 96kHz$		222		mW
	V_{DD} = 3.3V, V_{CC} = 5.0V, f_{S} = 192kHz		282		mW
TEMPERATURE RANGE					
Operation Temperature		-25		+85	С
Thermal Resistance	SSOP-28		115		C/W

NOTES: (1) Pin 11 (MDO). (2) Analog performance specifications are measured by an Audio Precision System II, using an averaging mode. At 44.1kHz operation, bandwidth measurement is limited with 20kHz. At 96kHz and 192kHz, bandwidth measurement is limited with 40kHz. (3) Theoretical performance in DSD modulation index of 100%. It's performance is equivalent to the PCM mode. (4) SCKO is disabled. Input is Bipolar Zero Data.

ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage, V _{CC} 1, V _{CC} 2, and V _{CC} 3+6.5V
V _{DD}
Supply Voltage Differences Among V _{CC} 1, V _{CC} 2, and V _{CC} 3 0.1V
Ground Voltage Differences Among AGND1, AGND2,
and AGND3 0.1V
Digital Input Voltage, LRCK, DATA, BCK, SCKI, MDI,
MC, and MUTE0.3V to 6.5V
Digital Input Voltage, ZEROL, ZEROR, SCKO,
and MDO3.0V to (V _{DD} + 0.3V)
Analog Input Voltage, I _{OUT} R-, I _{OUT} R+, V _{COM} 1,
$V_{COM}2$, $V_{COM}3$, I_{REF} , $I_{OUT}L+$, and $I_{OUT}L-$ 0.3V to (V_{CC} , $V_{CC}2$ + 0.3V)
Input Current (except power supply) 10mA
Ambient Temperature Under Bias40 C to +125 C
Storage Temperature55 C to +150 C
Junction Temperature+150 C

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION


PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
PCM1738E	SSOP-28	324	–25 C to +85 C	PCM1738E	PCM1738E	Rails
"	"	"	"	"	PCM1738E/2K	Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K indicates 2000 devices per reel). Ordering 2000 pieces of "PCM1738E/2K" will yield a single 2000-piece Tape and Reel.





PIN CONFIGURATION



PIN ASSIGNMENTS

	A551G		
PIN	NAME	TYPE	FUNCTION
1	RST	IN	Reset ⁽¹⁾
2	ZEROL	OUT	Zero Flag for L-Channel.
3	ZEROR	OUT	Zero Flag for R-Channel.
4	LRCK	IN	Left/Right clock (f_S) input for normal operation. ⁽¹⁾ WDCK clock input in external DF mode. Con- nected to GND in DSD mode.
5	DATA	IN	Serial Audio data input for normal operation. ⁽¹⁾ L-channel audio data input for external DF and DSD modes.
6	BCK	IN	Bit Clock. Input. Connected to GND for DSD mode. ⁽¹⁾
7	SCKI	IN	System Clock Input for normal operation. ⁽¹⁾ BCK (64f _S) clock input for DSD mode.
8	DGND	-	Digital Ground
9	V _{DD}	-	Digital Supply, +3.3V
10	SCKO	OUT	System Clock Output
11	MDO	OUT	Serial data output for function control register. ⁽²⁾
12	MDI	IN	Serial data input for function control register. ⁽¹⁾
13	MC	IN	Shift Clock for function control register. ⁽¹⁾
14	CS	IN	Mode Control chip select and latch signal. ⁽¹⁾
15	MUTE	IN	Analog output mute control for normal operation. ⁽¹⁾ R-channel audio data input for external DF and DSD modes.
16	I _{OUT} R-	OUT	R-Channel Analog Current Output –
17	I _{OUT} R+	OUT	R-Channel Analog Current Output +
18	AGND1	-	Analog Ground
19	V _{COM} 1	-	Internal Bias Decoupling Pin
20	V _{COM} 2	-	Common Voltage for I/V
21	I _{REF}	-	Output current reference bias pin. Connect 16k resistor to GND.
22	V _{COM} 3	-	Internal Bias Decoupling Pin
23	V _{cc} 1	-	Analog Supply, +5.0V
24	V _{CC} 2	-	Analog Supply, +5.0V
25	I _{OUT} L+	OUT	L-Channel Analog Current Output +
26	I _{OUT} L-	OUT	L-Channel Analog Current Output –
27	AGND2	-	Analog Ground
28	V _{CC} 3	-	Analog Power Supply, +5.0V

NOTES: (1) Schmitt-trigger input, 5V tolerant. (2) Tristate output.





TYPICAL PERFORMANCE CURVES


All specifications at T_A = +25 C, V_{DD} = +3.3V, V_{CC} = +5V, SCKI = 256f_S (f_S = 44.1kHz), and 24-bit input data, unless otherwise noted.


DIGITAL FILTER


Digital Filter (De-Emphasis Off, f_s = 44.1kHz)












De-Emphasis Error









TYPICAL PERFORMANCE CURVES (Cont.)

All specifications at $T_A = +25$ C, $V_{DD} = +3.3V$, $V_{CC} = +5V$, SCKI = 256f_S (f_S = 44.1kHz), and 24-bit input data, unless otherwise noted.

De-Emphasis Error (Cont.)










TYPICAL PERFORMANCE CURVES (Cont.)

All specifications at $T_A = +25$ C, $V_{DD} = +3.3V$, $V_{CC} = +5V$, SCKI = 256 f_S ($f_S = 44.1$ kHz), and 24-bit input data, unless otherwise noted.

Analog Dynamic Performance (Cont.)









TYPICAL PERFORMANCE CURVES (Cont.)

All specifications at $T_A = +25$ C, $V_{DD} = +3.3V$, $V_{CC} = +5V$, SCKI = 256f_S (f_S = 44.1kHz), and 24-bit input data, unless otherwise noted.

Analog Dynamic Performance (Cont.)










ANALOG FIR FILTER PERFORMANCE FOR DSD MODE

All specifications at $T_A = +25$ C, $V_{DD} = +3.3V$, $V_{CC} = +5V$, SCKI = 11.2896MHz (44.1kHz • 256fS), and 50% modulation DSD data input, unless otherwise noted.








ANALOG FIR FILTER PERFORMANCE FOR DSD MODE (Cont.)

All specifications at $T_A = +25$ C, $V_{DD} = +3.3V$, $V_{CC} = +5V$, SCKI = 11.2896MHz (44.1kHz • 256fS), and 50% modulation DSD data input, unless otherwise noted.





SYSTEM CLOCK AND RESET FUNCTIONS

SYSTEM CLOCK INPUT

The PCM1738 requires a system clock for operating the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the SCKI input (pin 7). The PCM1738 has a system-clock detection circuit that automatically senses if the system clock is operating at $128f_{\rm S}$ to $768f_{\rm S}$. Table I shows examples of system-clock frequencies for common audio sampling rates.

Figure 1 shows the timing requirements for the system clock input. For optimal performance, it is important to use a clock source with low phase jitter and noise. The PLL1700 multiclock generator is an excellent choice for providing the PCM1738 system clock.

SYSTEM CLOCK OUTPUT

A buffered version of the system clock input is available at the SCKO output (pin 10). SCKO can operate at either full (f_{SCKI}) or half ($f_{SCKI}/2$) rate. The SCKO output frequency may be programmed using the CLKD bit of Control Register 19. The SCKO output pin can also be enabled or disabled using the CLKE bit of Control Register 19. The default is SCKO enabled.

POWER-ON AND EXTERNAL RESET FUNCTIONS

The PCM1738 includes a power-on reset function (see Figure 2). The system clock input at SCKI should be active for at least one clock period prior to $V_{DD} = 2.0V$. With the system clock active, and $V_{DD} > 2.0V$, the power-on reset function will be enabled. The initialization sequence requires 1024 system clocks from the time $V_{DD} > 2.0V$. After the initialization period, the PCM1738 will be set to its reset default state, as described in the Mode Control Register section of this data sheet.

The PCM1738 also includes an external reset capability using the $\overline{\text{RST}}$ input (pin 1). This allows an external controller or master reset circuit to force the PCM1738 to initialize to its reset default state.

See Figure 3 for external reset operation and timing. The $\overline{\text{RST}}$ pin is set to a logic "0" for a minimum of 20ns. The $\overline{\text{RST}}$ pin is then set to a logic "1" state that starts the initialization sequence that requires 1024 system clock periods. After the initialization sequence is complete, the PCM1738 will be set to its reset default state, as described in the Mode Control Register section of this data sheet.

The external reset is especially useful in applications where there is a delay between the PCM1738 power-up and system clock activation. In this case, the $\overline{\text{RST}}$ pin should be held at a logic "0" level until the system clock has been activated. The $\overline{\text{RST}}$ pin may then be set to a logic "1" state to start the initialization sequence.

SAMPLING			SYSTEM CLOCK FRE	EQUENCY (f _{SCLK}) (MH	łz)	
FREQUENCY	128f _s	192f _S	256f _S	384f _s	512f _s	768f _s
32kHz	4.0960	6.1440	8.1920	12.2880	16.3840	24.5760
44.1kHz	5.6488	8.4672	11.2896	16.9344	22.5792	33.8688
48kHz	6.1440	9.2160	12.2880	18.4320	24.5760	36.8640
96kHz	12.2880	18.4320	24.5760	36.8640	49.1520	73.7280
192kHz	24.5760	36.8640	49.1520	73.7280	See Note (1)	See Note (1)

NOTE: (1) This system clock is not supported for the given sampling frequency.

TABLE I. System Clock Rates for Common Audio Sampling Frequencies.




FIGURE 1. System Clock Input Timing.






FIGURE 2. Power-On Reset Timing.




FIGURE 3. Audio Data Input Formats.

AUDIO DATA INTERFACE

AUDIO SERIAL INTERFACE

The audio serial interface for the PCM1738 is comprised of a 3-wire synchronous serial port. It includes LRCK (pin 4), BCK (pin 6), and DATA (pin 5). BCK is the serial audio bit clock, used to clock the serial data present on DATA into the audio interface's serial shift register. Serial data is clocked into the PCM1738 on the rising edge of BCK. LRCK is the serial audio left/right word clock, used to latch serial data into the serial audio interface's internal registers.

LRCK should be synchronous to the system clock. In the event these clocks are not synchronized, the PCM1738 can compensate for the phase difference internally. If the phase difference between LRCK and SCKI is greater than six bit clocks (BCK), the synchronization is performed internally. While the synchronization is processing, the analog output is

forced to the bipolar zero level. The synchronization typically occurs in less than one cycle of LRCK.

Ideally, it is recommended that LRCK and BCK be derived from the system clock input or output, SCKI or SCKO. The left/right clock (LRCK) is operated at the sampling frequency, f_s .

AUDIO DATA FORMATS AND TIMING

The PCM1738 supports industry-standard audio data formats, including Standard Right-Justified, I²S, and Left-Justified. The data formats are shown in Figure 4. Data formats are selected using the format bits, FMT [2:0], in Control Register 18. The default data format is 16-bit Standard. All formats require Binary Two's Complement, MSB-first audio data. Figure 5 shows a detailed timing diagram for the serial audio interface.






FIGURE 4. Audio Data Input Formats.






FIGURE 5. Audio Interface Timing.




FIGURE 6. Serial Control Format.

EXTERNAL DIGITAL FILTER INTERFACE AND TIMING

The PCM1738 supports an external digital-filter interface comprised of a 4-wire synchronous serial port that allows the use of an external digital filter. External filters include the DF1704 and DF1706 from Texas Instruments, the Pacific Microsonics PMD200, or a programmable digital signal processor.

The 4-wire interface includes WCK as the word clock, BCK as the bit clock, DATAL as the L-channel data, and DATAR as the R-channel data. The external digital-filter interface is selected using the DFTH bit of Control Register 20, which functions to bypass the internal digital-filter portion of the PCM1738. The 4-wire serial port is assigned to WDCK (pin 4), BCK (pin 6), DATAL (pin 5), and DATAR (pin 15).

DSD (DIRECT STREAM DIGITAL) FORMAT INTERFACE AND TIMING

The PCM1738 supports a DSD format interface operation that includes out-of-band noise filtering using an internal Analog FIR filter. For DSD operation, pin 7 is redefined as BCK, which operates at 64 x 44.1kHz; pin 5 is redefined as DATAL (left-channel audio data), and pin 15 becomes DATAR (right-channel audio data). Pins 4 and 6 must be forced LOW in DSD mode. This configuration allows for direct interface to a DSD decoder for SACD applications. Detailed information for the DSD mode is provided in the DSD Mode Operation section of this data sheet.





FUNCTIONAL DESCRIPTIONS

ZERO DETECT

When the PCM1738 detects that the audio input data in the L-channel or R-channel is continuously zero for $1024f_S$, the PCM1738 sets ZEROL (pin 2) or ZEROR (pin 3) to HIGH. Setting the INZD bit of mode register 19 can set both analog outputs to the bipolar zero level when the input data of both channels are zero.

SOFT MUTE

The PCM1738 supports mute operation by both hardware and software control. When MUTE (pin 15) is set to HIGH, both analog outputs are turned to the bipolar zero level. When the MUTE bit in mode register 18 is set to "1", both analog outputs are also turned to the bipolar zero level. The speed to turn to the bipolar zero level is set by the ATSO and ATS1 bits in mode register 19.

SERIAL CONTROL INTERFACE

The serial control interface is a 4-wire synchronous serial port that operates asynchronously to the serial audio interface and the system clock (SCKI). The serial control interface is utilized to program the on-chip mode registers. The control interface includes MDO (pin 11), MDI (pin 12), MC (pin 13), and \overline{CS} (pin 14). MDO is the serial data output, used to read back the values of the mode registers; MDI is the serial data input, used to program the mode registers; MC is the serial bit clock, used to shift data in and out of the control port; and \overline{CS} is the mode control enable, used to enable the internal mode register access. Figures 6 and 7 show the format and timing for the serial control interface.




FIGURE 7. Control Interface Timing.



MODE CONTROL REGISTERS

User-Programmable Mode Controls

The PCM1738 includes a number of user-programmable functions that are accessed via mode control registers. The registers are programmed using the Serial Control Interface that was previously discussed in this data sheet. Table II lists the available mode control functions, along with their reset default conditions and associated register index.

Register Map

The mode control register map is shown in Table III. Each register includes a W/R bit that indicates whether a register read (W/R = 1) or write (W/R = 0) operation is performed.

FUNCTION	DEFAULT	REGISTER	BIT
FUNCTIONS AVAILABLE FOR BOTH WRITE AND READ			
Digital Attenuation Control	0dB	Register 16 for L-Channel	ATL[7:0]
0dB to -120dB in 0.5dB Steps		Register 17 for R-Channel	ATR[7:0]
Attenuation Load Control	Attenuation Disabled	18	ATLD
Disable, Enable			
Attenuation Speed Selection	x1f _s	19	ATS[1:0]
x1f _s , x1/2f _s , x1/4f _s , x1/8f _s	3		
Soft Mute Control	Mute Disabled	18	MUTE
Mute Disable, Enable			
Infinite Zero Mute Control	Disabled	19	INZD
Disable, Enable			
Input Audio Data Format Selection	16-Bit Standard Format	18	FMT[2:0]
16-, 20-, 24-Bit Standard (Right Justified) Format		-	L - J
24-Bit MSB-First Left-Justified Format			
16-, 24-Bit I ² S Format			
De-Emphasis Control	De-Emphasis Disabled	18	DME
Disable, Enable			
Sampling Rate Selection for De-Emphasis	De-Emphasis Disabled	18	DMF[1:0]
Disable, 44.1kHz, 48kHz, 32kHz			5[0]
Digital Filter Roll-Off Selection	Sharp Roll-Off	19	FLT
Sharp Roll-Off, Slow Roll-Off			
Output Phase Reversal	Normal	19	REV
Normal. Reverse			
DAC Operation Control	DAC Operation Enabled	19	OPE
Enable, Disabled			0
System Clock (SCKO) Output Control	Output Enabled	19	CLKE
Output Enable, Disable			01.11
System Clock (SCKO) Rate Control	SCKI	19	CLKD
SCKI, SCKI/2			
System Reset Control	Normal Operation	20	SRST
Reset Operation, Normal Operation			0.101
Mode Register Reset Control	Normal Operation	20	MRST
Reset Operation, Normal Operation			
Digital-Filter Bypass Control	DF Enabled	20	DFTH
DF Enable, DF Bypass			
Delta-Sigma Oversampling Rate Selection	x64f _S	20	OS[1:0]
x64f _s , x128f _s , x32f _s		-*	[]
Delta-Sigma Order Selection	Third Order	20	DSOS
Third-Order. Fifth-Order			
Monaural Mode Selection	Stereo	20	MONO
Stereo, Monaural			
Channel Selection for Monaural Mode Data	L-Channel	20	CHSL
L-Channel, R-Channel			001
FUNCTIONS AVAILABLE ONLY FOR READ			
Zero Detection Flag	Not Zero = 0	21	ZFGL for L-Channel
Not Zero, Zero Detected	Zero Detected = 1	21	ZFGR for R-Channel

TABLE II. User-Programmable Mode Controls.

REGISTER	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
16	W/R	0	0	1	0	0	0	0	ATL7	ATL6	ATL5	ATL4	ATL3	ATL2	ATL1	ATLO
17	W/R	0	0	1	0	0	0	1	ATR7	ATR6	ATR5	ATR4	ATR3	ATR2	ATR1	ATR0
18	W/R	0	0	1	0	0	1	0	ATLD	FMT2	FMT1	FMT0	DMF1	DMF0	DME	MUTE
19	W/R	0	0	1	0	0	1	1	REV	ATS1	ATS0	OPE	CLKD	CLKE	FLT	INZD
20	W/R	0	0	1	0	1	0	0	DSOS	SRST	MRST	DFTH	MONO	CHSL	OS1	OS0
21	R	0	0	1	0	1	0	1	RSV	RSV	RSV	RSV	RSV	RSV	ZFGR	ZFGL
NOTE: (1) R	NOTE: (1) RSV in Register 21 is assigned for factory test operation.															

TABLE III. Mode Control Register Map.



REGISTER DEFINITIONS

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	В0
REGISTER 16	W/R	0	0	1	0	0	0	0	ATL7	ATL6	ATL5	ATL4	ATL3	ATL2	ATL1	ATL0
REGISTER 17	W/R	0	0	1	0	0	0	1	ATR7	ATR6	ATR5	ATR4	ATR3	ATR2	ATR1	ATR0

W/R Read/Write Mode Select

When W/R = 0, a Write operation is performed. When W/R = 1, a Read operation is performed. Default Value: 0

ATL/R[7:0] Digital Attenuation Level Setting

These bits are Read/Write.

Default Value: 1111 1111_B

Each DAC output has a digital attenuator associated with it. The attenuator may be set from 0db to -120dB, in 0.5dB steps. Alternatively, the attenuator may be set to infinite attenuation (or mute).

The attenuation data for each channel can be set individually. However, the data load control (ATLD bit of Control Register 18) is common to both attenuators. ATLD must be set to "1" in order to change an attenuator's setting. The attenuation level may be set using the following formula:

Attenuation Level (dB) = 0.5dB • (ATL/R[7:0]DEC - 255)

Where: ATL/R[7:0]DEC = 0 through 255

For: ATL/R[7:0]DEC = 0 through 14, the attenuator is set to infinite attenuation.

The following table shows attenuator levels for various settings.

ATL/R[7:0]	Decimal Value	Attenuator Level Setting
1111 1111 _B	255	0dB, No Attenuation (default)
1111 1110 _B	254	-0.5dB
1111 1101 _B	253	-1.0dB
•	•	•
•	•	•
0001 0000 _B	16	119.5dB
0000 1111 _B	15	120.0dB
0000 1110 _B	14	Mute
•	•	•
•	•	•
0000 0000 _B	0	Mute

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	В0
REGISTER 18	W/R	0	0	1	0	0	1	0	ATLD	FMT2	FMT1	FMT0	DMF1	DMF0	DME	MUTE

W/R Read/Write Mode Control

When W/R = 0, a Write operation is performed. When W/R = 1, a Read operation is performed. Default Value: 0

ATLD Attenuation Load Control

This bit is Read/Write. Default Value: 0

ATLD = 0	Attenuation Control Disabled (default)
ATLD = 1	Attenuation Control Enabled

The ATLD bit is used to enable loading of attenuation data set by Register 16 through 17. When ATLD = 0, the attenuation settings remain at the previously programmed level, ignoring new data loaded to Register 16 through 17. When ATLD = 1, attenuation data written to Register 16 through 17 is loaded normally.





REGISTER 18 (Cont.)

FMT[2:0] Audio Interface Data Format

These bits are Read/Write.

Default Value: 000

For external Digital-Filter Interface Mode (DFTH Mode), this register is operated as shown in the External Digital-Filter Mode section of this data sheet.

The FMT[2:0] bits are used to select the data format for the serial audio interface.

FMT[2:0]	Audio Data Format Selection
000	16-Bit Standard Format, Right-Justified Data (default)
001	20-Bit Standard Format, Right-Justified Data
010	24-Bit Standard Format, Right-Justified Data
011	24-Bit MSB-First, Left-Justified Format Data
100	16-Bit I ² S Format Data
101	24-Bit I ² S Format Data
110	Reserved
111	Reserved

DMF[1:0] Sampling Frequency Selection for the De-Emphasis Function

These bits are Read/Write. Default Value: 00

00 Disabled (default) 01 48kHz 10 44.0kHz 11 32kHz	DMF[1:0]	De-Emphasis Same Rate Selection
10 44.0kHz	00	Disabled (default)
	01	48kHz
11 32kHz	10	44.0kHz
	11	32kHz

The DMF[1:0] bits are used to select the sampling frequency used for the Digital De-Emphasis function when it is enabled by setting the DME bit. The De-Emphasis curves are shown in the Typical Performance Curves section of this data sheet.

For DSD Mode, Analog FIR filter performance may be selected using this register. Filter response plots are shown in the Typical Performance Curves section of this data sheet. The Register Map is shown in the DSD Mode section of this data sheet.

DME Digital De-Emphasis Control

This bit is Read/Write. Default Value: 0 For DSD mode, DME must be set to 1.

DME = 0	De-Emphasis Disabled (default)
DME = 1	De-Emphasis Enabled

The DME bit is used to enable or disable the De-Emphasis function for both channels.

MUTE Soft Mute Control

This bit is Read/Write. Default Value: 0

MUTE = 0	MUTE Disabled (default)
MUTE = 1	MUTE Enabled

The MUTE bit is used to enable the Soft Mute function for both channels. The mute function is also available through the MUTE control input (pin 15). Soft Mute is performed by using the 256 step attenuator, cycling one step per time interval to - (Mute). The time interval is set by the rate select bit (ATS), located in Register 19.



	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
REGISTER 19	W/R	0	0	1	0	0	1	1	REV	ATS1	ATS0	OPE	CLKD	CLKE	FLT	INZD
W/R		W/R = 0 W/R = 1), a Wi I, a Re	rite ope	eration	-										
REV	Output This bit Default	t is Rea	d/Write													
	REV REV	y = 0 y = 1		ormal	-	t (defau it	ılt)									
	The RE	EV bit i	s used	to inv	ert the	outpu	t phase	for bo	oth the	Left a	nd Righ	nt char	inels.			
ATS[1:0]	This bi	ation R t is Rea t Value:	d/Writ													
	((1	5 [1:0] 00 01 10 11	LR 1/2 1/4	tenuati CK (de Times Times Times	efault) s of LF s of LF	RCK	ection									
	The AT transitio	[S[1:0]] ons.	bits are	used t	o selec	t the ra	nte at wl	nich th	e atten	uator is	decrem	nented	or incre	emented	l durin	ig level
OPE		Dperatio t is Rea t Value:	d/Writ													
	OPE OPE					n Enab n Disal	led (de bled	fault)								
		PE bit is the bip										Disabli	ng the a	nalog c	outputs	forces
CLKD	This bi	Freque t is Rea t Value:	d/Writ		n											
		$\begin{array}{l} \text{AD} = 0\\ \text{AD} = 1 \end{array}$				$= f_{SCK}$ $= f_{SCK}$	_{AI} (defau _{AI} /2	ılt)								

The CLKD bit is used to determine the output frequency at the system clock output pin, SCKO.

CLKE SCKO Frequency Enable

This bit is Read/Write. Default Value: 0

CLKE = 0	SCKO Enabled (default)
CLKE = 1	SCKO Disabled

The CLKE bit is used to enable or disable the system clock output pin, SCKO.



REGISTER 19 (Cont.)

FLT Digital Filter Roll-Off Control

This bit is Read/Write. Default Value: 0

FLT = 0	Sharp Roll-Off (default)
FLT = 1	Slow Roll-Off

The FLT bit allows the user to select the digital filter roll-off characteristics. The filter responses for these selections are shown in the Typical Performance Curves section of this data sheet.

INZD Infinite Zero Detect Mute Control

This bit is Read/Write.

Default Value: 0

INZD = 0	Infinite Zero Detect Mute Disabled (default)
INZD = 1	Infinite Zero Detect Mute Enabled

The INZD bit is used to enable or disable the Zero Detect Mute function. Setting INZD = 1 allows the analog outputs to be set to the bipolar zero level when the PCM1738 detects zero data for both Left and Right channels for 1024 sampling periods (or LRCK cycles).

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B 6	B5	B4	B3	B2	B1	B0
REGISTER 20	W/R	0	0	1	0	1	0	0	DSOS	SRST	MRST	DFTH	MONO	CHSL	OS1	OS0

W/R Read/Write Mode Control

When W/R = 0, a Write operation is performed. When W/R = 1, a Read operation is performed. Default Value: 0

DSOS Delta-Sigma Order Selection

This bit is Read/Write. Default Value: 0

DSOS = 0	Third-Order Modulation (default)
DSOS = 1	Fifth-Order Modulation

The DSOS bit is used to change the order of delta-sigma modulation. It is possible to modify out-of-band noise characteristics when combined with the oversampling controls (OS0 and OS1).

SRST System Reset Control

This bit is Read/Write.

Default Value: 0

SRST = 0	Normal Operation (default)
SRST = 1	System Reset Operation

The SRST bit is used to reset the PCM1738 to the initial system condition.

MRST Mode-Register Reset Control

This bit is Read/Write. Default Value: 0

MRST = 0	Normal Operation (default)
MRST = 1	Mode-Register Reset Operation

The MRST bit is used to set the mode registers to their default conditions.



REGISTER 20 (Cont.)

DFTH Digital Filter Bypass (or Through Mode) Control

This bit is Read/Write.

Default Value: 0

DFTH = 0	Digital Filter Enabled (default)
DFTH = 1	Digital Filter Bypassed for Either External Digital Filter or DSD Mode

The DFTH bit is used to enable or bypass the internal digital filter. This function is used when using the external digital-filter interface or the DSD mode interface.

MONO Monaural Mode Selection

This bit is Read/Write.

Default Value: 0

MONO = 0	Stereo Mode (default)
MONO = 1	Monaural Mode

The MONO function is used to change the operation mode from normal stereo mode to monaural mode. When the monaural mode is selected, both DACs operate in balanced mode for the selected audio input data. Left and Right channel data selection is set by the CHSL bit, as described below.

CHSL Channel Selection for Monaural Mode

This bit is Read/Write. Default Value: 0 This bit is available when MONO = 1.

CHSL = 0	L-Channel Selected (default)
CHSL = 1	R-Channel Selected

The CHSL bit is used to set the audio data selection for the monaural mode.

OS[1:0] Delta-Sigma Oversampling Rate Selection

These bits are available for Read/Write.

Default Value: 00

For DSD mode, this register is used to select the speed of BCK (pin 7) for the Analog FIR filter.

OS[1:0]	Operation Speed Select
00	64x (default)
01	Reserved
10	128x
11	32x

The OS bits are used to change the oversampling ratio of the delta-sigma modulator. This function is useful when considering the output low-pass filter design that can handle a wide range of sampling rates. As an example, selecting 128x for $f_s = 44.1$ kHz, 64x for $f_s = 96$ kHz, and 32x for $f_s = 192$ kHz operation would require a low-pass filter with a single cutoff frequency to accommodate all three sampling rates.





	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
REGISTER 21	W/R	0	0	1	0	1	0	1	RSV	RSV	RSV	RSV	RSV	RSV	ZFGR	ZFGL
									•						•	
W/R	Read/W	Vrite N	Iode (Control	l											
	Only av	vailable	to set	0 for 1	Read ba	ack mo	de.									
ZFGx	Zero D	Detectio	on Flag	Ţ												
				,	ndina t	a tha F		tout al	annal							
	When >			-	nung t	o the L	DAC OU	iput ci	lannei.							
	These t	oits are	Read	only.												
	Default Value: 00															
	ZEG	$\mathbf{x} = 0$	No	ot ZER	0											
	-				-											
	ZFG	$\mathbf{x} = 1$	ZE	ERO De	etected											

When the PCM1738 detects that audio input data is continuously zero for $1024f_s$, the ZFGx bit is set to 1 for the corresponding channel(s). Zero detect flags are also available at ZEROL (pin 2) and ZEROR (pin 3).

TYPICAL CONNECTION DIAGRAM IN PCM MODE




FIGURE 8. Typical Application Circuit for Standard PCM Audio Operation.



ANALOG OUTPUTS




FIGURE 9. Typical Application for Analog Output Stage.

ANALOG OUTPUT LEVEL AND I/V CONVERTER

The signal level of the DAC current output pins ($I_{OUT}L+$, $I_{OUT}L-$, $I_{OUT}R+$, and $I_{OUT}R-$) is 2.48mA (p-p) at 0dB (Full Scale). The voltage output of the I/V converter is given by the following equation:

$$V_{OUT} = 2.48 \text{mApp} \cdot R_{F}$$
(1)

Here, R_f is the feedback resistor in the I/V (current-tovoltage) conversion circuit, R_{11} , R_{12} , R_{21} , and R_{22} on a typical application circuit. The common level of the I/V conversion circuit must be the same as the common level of DAC I_{OUT} that is given by the V_{COM}^2 reference voltage, +2.5V DC. The non-inverting inputs of the op amps shown in the I/V circuits are connected to V_{COM}^2 to provide the common bias voltage.

Op Amp for I/V Converter Circuit

The OPA627BP/BM, or 5534 type op amp, is recommended for the I/V conversion circuit to obtain specified audio performance. Dynamic performance, such as gain bandwidth, settling time, and slew rate of the op amp creates audio dynamic performance at the I/V section. Input noise specification of the op amp should be considered to obtain 120dB S/N ratio.

Analog Gain by Balanced Amplifier

The I/V converters are followed by balanced amplifier stages that sum the differential signals for each channel, creating a single-ended voltage output. In addition, the balanced amplifiers provide a second-order, low-pass filter function that band limits the audio output signal. The cutoff frequency and gain is given by external R and C component values. In the case of Figure 9, the cutoff frequency is 45kHz with a gain of 1. The output voltage for each channel is 6.2 Vp-p, or 2.2Vrms.

REFERENCE CURRENT RESISTOR

As shown in the analog output application circuit, marked R_1 on Figure 9, there is a resistor connected from I_{REF} (pin 21) to the analog ground, designated as R_1 . This resistor sets the current for the internal reference circuit. The value of R_1 must be 16k $\,$, $\,1\%$ in order to match the specified gain error shown in the Specifications table.





APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE




FIGURE 10. Connection Diagram for External Digital Filter (Internal DF Bypass Mode) Application.

APPLICATIONS FOR INTERFACING WITH THE EXTERNAL DIGITAL FILTER PART

For some applications, it may be desirable to use an external digital filter to perform the interpolation function, as it may provide improved stopband attenuation or other special features not available with the PCM1738's internal digital filter.

The PCM1738 supports the use of an external digital filter, including:

- The DF1704 and DF1706 from Texas Instruments.
- Pacific Microsonics PMD100/200 HDCD Filter/Decoder ICs.
- Programmable Digital Signal Processors.

The external digital-filter application mode is available by programming the following bits in the corresponding control registers:

DFTH = 1 (Register 20) DME = 0 (Register 18) The pins used to provide the serial interface for the external digital filter are shown in the application diagram of Figure 10. The Word (WDCK) and Bit (BCK) clock signals, as well as the audio data inputs (DATAL and DATAR) must be operated at 8x or 4x the original sampling frequency at the input of the digital filter.

SYSTEM CLOCK (SCKI) AND INTERFACE TIMING

The PCM1738, in external digital filter application, allows any system-clock frequency synchronized with BCK and WDCK. The system clock may be phase free with BCK and WDCK. See Figure 17 for interface timing among WDCK, BCK, DATAL, and DATAR.

AUDIO FORMAT

In external Digital-Filter Interface mode, the PCM1738 supports a right-justified audio format interface including 16-, 20-, and 24-bit audio data (see Figure 16) that should be selected by FMT[2:0] of Control Register 18.





FUNCTIONS AVAILABLE IN THE EXTERNAL DIGITAL-FILTER MODE

The external Digital-Filter mode allows access to the majority of the PCM1738's mode control functions. Table IV shows the register mapping available when the external Digital-Filter mode is selected, along with descriptions of functions that are modified for this mode selection.

REGISTER	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
16	W/R	0	0	1	0	0	0	0	-	-	-	-	-	-	-	-
17	W/R	0	0	1	0	0	0	1	-	-	-	-	-	-	-	-
18	W/R	0	0	1	0	0	1	0	-	FMT2	FMT1	FMT0	-	-	DME ⁽¹⁾	-
19	W/R	0	0	1	0	0	1	1	-	-	-	OPE	CLKD	CLKE	-	INZD
20	W/R	0	0	1	0	1	0	0	RSV	SRST	MRST	DFTH ⁽¹⁾	RSV	CHSL	OS1	OS0
21	R	0	0	1	0	1	0	1	RSV	RSV	RSV	RSV	RSV	RSV	ZFGR	ZFGL
	P(TE; A) This bit is required for solution of the output Digital Eilter mode (A) " $a = $ function disabled															

NOTE: (1) This bit is required for selection of the external Digital-Filter mode. (2) "-" = function disabled.

TABLE IV. Register Mapping in the External Digital-Filter Mode.

FMT[2:0] Audio Data Format Selection

These bits are available for Read/Write. Default Value: 000

FMT[2:0]	Audio Data Format Select
000	16-Bit Right Justified Format (default)
001	20-Bit Right Justified Format
010	24-Bit Right Justified Format
Other	N/A

OS[1:0] Delta-Sigma Oversampling Rate Selection

These bits are available for Read/Write. Default Value: 00

OS[1:0]	Operation Speed Select
00	8x f _{WCK} (default)
01	Reserved
10	16x f _{WCK}
11	4x f _{WCK}

The effective oversampling rate is determined by the oversampling performed by both the external digital filter and the delta-sigma modulator. For example, if the external digital filter is 8x oversampling, and the user selects OS[1:0] = 0, then the delta-sigma modulator will oversample by 8x, resulting in an effective oversampling rate of 64x.

ZFGx Zero Detection Flag

When x = L or R, corresponding to the DAC output channel.

These bits are available only for Read back.

Default Value: 00

ZFGx = 0	Not ZERO
ZFGx = 1	ZERO Detected

When the PCM1738 detects that audio input data is continuously zero for $1024f_s$, the ZFGx bit is set to 1 for the corresponding channel(s). Zero detect flags are also available at ZEROL (pin 2) and ZEROR (pin 3).



APPLICATION FOR DSD FORMAT (DSD MODE) INTERFACE




FIGURE 11. Connection Diagram for DSD Format Interface.

FEATURES

This mode is utilized for interfacing directly to a DSD decoder, found in Super Audio CD (SACD) applications.

DSD Mode provides a low-pass filtering function to convert the 1-bit oversampled data stream to the analog domain. The filtering is provided using an Analog FIR filter structure. Four FIR responses are available and may be selected via the serial control interface. Refer to the Typical Performance Curves section of this data sheet for Analog FIR plots. See Figures 1 and 2 for interface timing and specification, and Figures 17 and 18 for timing and interface specification in DSD mode.

PIN ASSIGNMENT WHEN IN DSD FORMAT INTERFACE

Several pins are redefined for DSD Mode operation. These include:

- DATA (Pin 5) DATAL, L-Channel DSD Data Input
- MUTE (Pin 15) DATAR, R-Channel DSD Data Input
- SCKI (Pin 7) Bit Clock (BCK) for DSD Data (64 x 44.1kHz)
- LRCK (Pin 4) Set LOW
- BCK (Pin 6) Set LOW

Typical connection to a DSD decoder is shown in Figure 11.



DSD MODE CONFIGURATION AND FUNCTION CONTROLS

Configuration for DSD Interface mode:

• DFTH = 1 (Register 20)

• DME = 1 (Register 18)

Table V shows the register mapping available in DSD Mode.

REGISTER	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
16	W/R	0	0	1	0	0	0	0	-	-	-	-	-	-	-	-
17	W/R	0	0	1	0	0	0	1	-	-	-	-	-	-	-	-
18	W/R	0	0	1	0	0	1	0	-	-	-	-	DMF1	DMF0	DME ⁽¹⁾	-
19	W/R	0	0	1	0	0	1	1	-	-	-	OPE	CLKD	CLKE	-	-
20	W/R	0	0	1	0	1	0	0	RSV	SRST	MRST	DFTH ⁽¹⁾	RSV	RSV	OS1	OS0
21	R	0	0	1	0	1	0	1	RSV	RSV	RSV	RSV	RSV	RSV	-	-
NOTE: (1) Th	OTE: (1) This bit is required for selection of the external Digital Filter mode. (2) "-" = function disabled.															

TABLE V. Register Mapping in DSD Mode.

DMF[1:0] Analog FIR Performance Selection

These bits are available for Read/Write. Default Value: 00

DMF[1:0]	Analog FIR Performance Select
00	DSD Filter 1
01	DSD Filter 2
10	DSD Filter 3
11	DSD Filter 4

Plots for the four Analog FIR filter responses are shown in the Typical Performance Curves of this data sheet.

OS[1:0] Analog FIR Operation Speed Select Selection

These bits are available for Read/Write. Default Value: 00

OS[1:0]	Operation Speed Select
00	f _{SCKI} (default)
01	Reserved
10	Reserved
11	f _{SCKI} /2

The OS bit in the DSD mode is used to select the operating rate of analog FIR.

REQUIREMENTS FOR SYSTEM CLOCK

The bit clock (BCK) for DSD Mode is required at pin 7 of the PCM1738. The frequency of the bit clock may be N times of the sampling frequency. Generally, N is 64 in DSD application.

The interface timing between the bit clock, DATAL, and DATAR is required to meet the same setup and hold time specifications as shown for the PCM Audio format interface in Figure 5.





APPLICATION FOR MONAURAL MODE OPERATION

Single-channel signals within stereo-audio data input is output to both $I_{OUT}L$ and $I_{OUT}R$ as differential outputs. Selection of channels to output is available with the CHSL bit in Register 20. Applications, such as monaural operation,

are useful for high-end audio applications to provide over 120dB for dynamic range. A typical MONO mode application is shown in Figure 12.




FIGURE 12. Connection Diagram for Monaural-Mode Interface.



THEORY OF OPERATION

ADVANCED SEGMENT DAC




FIGURE 13. Architecture of Advanced Segment DAC.

The PCM1738 utilizes the newly developed Advanced Segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The PCM1738 provides balanced current outputs, allowing the user to optimize analog performance externally. The structure of the Advanced Segment DAC architecture is shown in Figure 13.

Digital input data from the digital interpolation filter is split into six upper bits and 18 lower bits. The upper six bits are converted to ICOB (Inverted Complementary Offset Binary) code. The lower 18 bits associated with the MSB are processed by fifth-level, third-order, delta-sigma modulators operated at $64f_S$ by default conditions. The first level of the modulator is equivalent to 1LSB of the above code converter. The data groups processed in the ICOB converter and the third-order delta-sigma modulator are summed together to create up to 67 levels of digital code that is then processed by the DWA (Data Weighted Averaging) to reduce noise produced by element mismatch. The output data from the DWA block is then converted to an analog output using a differential current segment DAC.

To learn more details regarding the Advanced Segment DAC architecture, please refer to the paper presented at the 109th AES Convention entitled "A 117db, D-Range, Current-mode, Multi-Bit, Audio DAC for PCM and DSD Audio Playback" by Nakao, Terasawa, Aoyagi, Terada, and Hamasaki of Burr-Brown Japan (now part of Texas Instruments).



CONSIDERATIONS FOR APPLICATIONS CIRCUITS

PCB LAYOUT GUIDELINES

A typical PCB floor plan for the PCM1738 is shown in Figure 14. A ground plane is recommended, with the analog and digital sections being isolated from one another using a split or cut in the circuit board. The PCM1738 should be oriented with the digital I/O pins facing the ground plane split/cut to allow for short, direct connections to the digital audio interface and control signals originating from the digital section of the board.

Separate power supplies are recommended for the digital and analog sections of the board. This prevents the switching noise present on the digital supply from contaminating the analog power supply and degrading the dynamic performance of the DACs. In cases where a common +5V supply must be used for the analog and digital sections, an inductance (RF choke, ferrite bead) should be placed between the analog and digital +5V supply connections to avoid coupling of the digital switching noise into the analog circuitry. Figure 15 shows the recommended approach for singlesupply applications.




FIGURE 14. Recommended PCB Layout.




FIGURE 15. Single-Supply PCB Layout.






FIGURE 16. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application.




FIGURE 17. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application.

BYPASS AND DECOUPLING CAPACITOR REQUIREMENTS

Various sized decoupling capacitors can be used, with no special tolerances being required. All capacitors should be located as close as physically possible to the power supply and reference pins of the PCM1738 to reduce noise pickup from surrounding circuitry. Aluminum electrolytic capacitors that are designed for hi-fi audio applications are recommended for larger values, while metal-film or monolithic ceramic capacitors are recommended for smaller values.

I/V SECTION

I/V conversion, using the circuit shown in Figure 9, achieves data-sheet performance (see Figure 9). To obtain 0.0005% THD+N, 117dB signal-to-noise ratio audio performance, THD+N and input noise performance an op amp IC must be considered. Input noise of the op amp directly effects the output noise level of the application.

All components of the I/V section should be located physically close to the PCM1738 current outputs. All connections should be made as short as possible to eliminate pickup of radiated noise.

POST LOW-PASS FILTER DESIGN

The out-of-band noise level and sampling spectrum level are much lower than typical delta-sigma type DACs, due to the combination of a high-performance digital filer and the advanced segment DAC architecture. The use of a secondor third-order filter is recommended for the post low-pass filter (see Figure 9 for a second-order filter) following the I/ V conversion stage. The cutoff frequency of the post LPF is dependent upon the application, given the variety of sampling rates supported by the CD-DA, DVD-M, DVD-A, and SACD systems.





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated