

# PI6C3993, PI6C3994

# High-Speed Multi-Phase PLL Clock Buffer

#### **Product Features**

- 12/100-MHz(PI6C3993), or 24/185-MHz(PI6C3994) output operation
- Matched pair outputs skew <200ps
- · Zero input-to-output delay
- 18 LVTTL 50% duty-cycle outputs capable of driving 50-Ohm terminated lines
- Commercial Temp. Range with 16 outputs at 185 MHz
- Industrial Temp. Range with 6 outputs at 185 MHz
- 3.3VLVTTL/LV Differential (LVPECL), Fault Tolerant and Hot Insertable reference inputs
- Phase adjustments in 625/1300ps steps up to  $\pm 10.4$ ns
- Multiply/Divide ratios of (1–6, 8, 10, 12):(1–6, 8, 10, 12)
- Operation up to 12x input frequency (input as low as 1MHz (PI6C3993) or 2MHz (PI6C3994)
- Individual Output Bank disable for aggressive power management and EMI reduction
- Output high-impedance option for testing purposes
- Fully integrated PLL with Lock Indicator
- Low Cycle-to-Cycle Jitter (<100ps peak-peak)</li>
- Single  $3.3V \pm 10\%$  supply
- 100-Pin TQFP package

# **Product Description**


The PI6C3993 and PI6C3994 High-Speed Multi-Phase PLL Clock Buffers offer user-selectable control over system clock functions. This multiple-output clock driver provides the system integrator with functions necessary to optimize the timing of high-performance computer and communication systems. Eighteen configurable outputs can each drive terminated transmission lines with impedances as low as 50 ohms while delivering minimal and specified output skews at LVTTL levels. The outputs are arranged in five banks. Banks 1 to 4 of four outputs allow a divide function of 1 to 12, while simultaneously allowing phase adjustments in 625ps-1300ps increments up to 10.4ns. One of the output banks also includes an independent clock invert function. The feedback bank consists of two outputs, which allows divide-by functionality from 1 to 12 and limited phase adjustments. Any one of these eighteen outputs can be connected to the feedback input as well as driving other inputs. Selectable reference input is a fault tolerance feature which allows smooth change over to secondary clock source, when the primary clock source is not in operation. The reference inputs and feedback inputs are configurable to accommodate both LVTTL or Differential (LVPECL) inputs. The completely integrated PLL reduces jitter and simplifies board layout.

PXXXX 11/14/00

1




# **Pin Configuration**





# Functional Block Diagram



3



# PI6C3993, PI6C3994 High-Speed Multi-Phase PLL Clock Buffer

# **Pin Definitions**

Pin Name	I/O	Type	Description
FBSEL	Input	LVTTL	Feedback Input Select: When LOW, FBKA inputs are selected. When HIGH, the FBKB inputs are selected. This input has an internal pull-down.
FBKA+, FBKA– FBKB+, FBKB–	Input	LVTTL- LVDIFF	Feedback Inputs: One pair of inputs selected by the FBSEL is used to feedback the clock output xQn to the phase detector. The PLL will operate such that the rising edges of the reference and feedback signals are aligned in both phase and frequency. These inputs can operate as differential PECL or single-ended TTL inputs. When operating as a single-ended LVTTL input, the complementary input must be left open.
REFA+, REFA- REFB+, REFB-	Input	LVTTL/ LVDIFF	Reference Inputs: These inputs can operate as differential PECL or single-ended TTL reference inputs to the PLL. When operating as a single-ended LVTTL input, the com-plementary input must be left open
REFSEL	Input	LVTTL	Reference Select Input: The REFSEL input controls how the reference input is configured. When LOW, it will use the REFA pair as the reference input. When HIGH, it will use the REFB pair as the reference input. This input has an internal pull-down.
FS	Input	3-level Input	Frequency Select: This input must be set according to the nominal frequency (f NOM ). See Table 1.
FBF0	Input	3-level Input	Feedback Output Phase Function Select: This input determines the phase function of the Feedback Bank's QFA[0:1] outputs. See Table 3.
FBDS[0:1]	Input	3-level Input	Feedback Divider Function Select: These inputs determine the function of the QFA0 and QFA1 outputs. See Table 4.
FBDIS	Input	LVTTL	Feedback Disable: This input controls the state of QFA[0:1]. When HIGH, the QFA[0:1] is disabled to the "HOLD-OFF" or "HI-Z" state; the disable state is determined by OUTPUT_MODE. When LOW, the QFA[0:1] is enabled. See Table 5. This input has an internal pull-down.
[1:4]F[0:1]	Input	3-level Input	Output Phase Function Select: Each pair controls the phase function of the respective bank of outputs. See Table 3.
[1:4]DS[0:1]	Input	3-level Input	Output Divider Function Select: Each pair controls the phase function of the respective bank of outputs. See Table 4
DIS[1:4]	Input	LVTTL	Output Disable: Each input controls the state of the respective output bank. When HIGH, the output bank is disabled to the "HOLD-OFF" or "HI-Z" state; the disable state is determined by OUTPUT_MODE. When LOW, the [1:4]Q[A:B][0:1] is enabled. See Table 5. These inputs each have an internal pull-down.
INV3	Input	3-level Input	Invert Mode: This input only affects Bank 3. When this input is LOW, each matched output pair will become complementary (3QA0+, 3QA1-, 3QB0+, 3QB1-). When this input is HIGH, all four outputs in the same bank will be inverted. When this input is MID all four outputs will be non-inverting.
LOCK	Output	LVTTL	PLL Lock Indicator: When HIGH, this output indicates the internal PLL is locked to the reference signal. When LOW, the PLL is attempting to acquire lock.
OUTPUT_MODE	Input	3-level Input	Output Mode: This pin determines the clock outputs' disable state. When this input is HIGH, the clock outputs will disable to high-impedance (HI-Z). When this input is LOW, the clock outputs will disable to "HOLD-OFF" mode. When in MID, the device will enter factory test mode.
QFA[0:1]	Output	LVTTL	Clock Feedback Output: This pair of clock outputs is intended to be connected to the FB input. These outputs have numerous divide options and three choices of phase adustment The function is determined by the setting of the FBDS[0:1] pins and FBF0.
[1:4]Q[A:B][0:1]	Output	LVTTL	Clock Output: These outputs provide numerous divide and phase select functions deter-mined by the [1:4]DS[0:1] and [1:4]F[0:1] inputs.
VCCN		PWR	Output Buffer Power: Power supply for each output pair.
VCCQ		PWR	Internal Power: Power supply for the internal circuitry.
		PWR	Device Ground.

# Note:

1. For all three-state inputs, HIGH indicates a connection to  $V_{CC}$ , LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry holds an unconnected input to  $V_{CC}$  /2.

4



# **Block Diagram Description**

#### Phase Frequency Detector and Filter

These two blocks accept signals from the REF inputs (REFA+, REFA-, REFB+ or REFB-) and the FB inputs (FBKA+, FBKA-, FBKB+ or FBKB-). Correction information is then generated to control the frequency of the Voltage Controlled Oscillator (VCO). These two blocks, along with the VCO, form a Phase-Locked Loop (PLL) that tracks the incoming REF signal.

The PI6C3993/94 has a flexible REF and FB input scheme. These inputs allow the use of either differential LVPECL or single-ended LVTTL inputs. To configure as single-ended LVTTL inputs, the complementary pin must be left open (internally pulled to 1.5V), then the other input pin can be used as a LVTTL input. The REF inputs are also tolerant to hot insertion.

The REF inputs can be changed dynamically. When changing from one reference input to the other reference input of the same frequency, the PLL is optimized to ensure that the clock outputs period will not be less than the calculated system budget (t MIN = t REF (nominal reference clock period) – t CCJ (cycle-to-cycle jitter) – t PDEV (max. period deviation)) while re-acquiring lock.

#### VCO, Control Logic, Divider, and Phase Generator

The VCO accepts analog control inputs from the PLL filter block. The FS control pin setting determines the nominal operational frequency range of the divide by one output (f NOM) of the device. f NOM is directly related to the VCO frequency. There are two versions of the clock, a low-speed device (PI6C3993) where f NOM ranges from 12 MHz to 100 MHz, and a high-speed device (PI6C3994) which ranges from 24 MHz to 200 MHz. The FS setting for each device is shown in Table 1.

The f  $_{\rm NOM}$  frequency is seen on "divide-by-one" outputs. For the PI6C3994, the upper f  $_{\rm NOM}$  range extends from 96 MHz to 200 MHz, but the maximum output frequency is limited to 185 MHz.

Table 1. Frequency Range Select

	PI6C	3393	PI6C3394			
<b>FS</b> <sup>(2)</sup>	F <sub>NOM</sub> (MHz)					
	Min.	Max.	Min.	Max.		
LOW	12	26	24	52		
MID	24	52	48	100		
HIGH	48	100	96	200 <sup>(3)</sup>		

#### **Time Unit Definition**

Selectable skew is in discrete increments of time unit  $(t_U)$ . The value of a  $t_U$  is determined by the FS setting and the maximum nominal output frequency. The equation to be used to determine the  $t_U$  is as follows:

 $t_U = 1/(f_{NOM} *N)$ 

N is a multiplication factor which is determined by the FS setting. f<sub>NOM</sub> is nominal frequency of the device. N is defined in Table 2.

**Table 2. N Factor Determination** 

		PI6C3393	PI6C3394		
FS	N	$f_{NOM}(MHz)$ at which $t_U = 1.0$ ns	N	$f_{NOM}(MHz)$ at which $t_U = 1.0$ ns	
LOW	64	15.625	32	31.25	
MID	32	31.25	16	62.5	
HIGH	16	62.5	8	125	

#### Divide and Phase Select Matrix

The Divide and Phase Select Matrix is comprised of five independent banks: four banks of clock outputs and one bank for feedback. Each clock output bank has two pairs of low-skew, high-fanout output buffers ([1:4]Q[A:B][0:1]), two phase function select inputs ([1:4]F[0:1]), two divider function selects, ([1:4]DS[0:1]), and one output disable (DIS[1:4]).

The feedback bank has one pair of low-skew, high-fanout output buffers (QFA[0:1]). One of these outputs may connect to the selected feedback input (FBK[A:B] $\pm$ ). This feedback bank also has one phase function select input (FBF0), two divider function selects FSDS[0:1], and one output disable (FBDIS).

The phase capabilities that are chosen by the phase function select pins are shown in Table 3. The divide capabilities for each bank are shown in Table 4.

**Table 3. Output Skew Select Function** 

	ction ects	Output Skew Function						
[1:4]F1	[1:4]F0 & FBF0	Bank1	Bank2	Bank3	Bank4	Feed- back Bank		
LOW	LOW	–4t <sub>U</sub>	–4t <sub>U</sub>	-8t <sub>U</sub>	-8t <sub>U</sub>	–4t <sub>U</sub>		
LOW	MID	-3t <sub>U</sub>	-3t <sub>U</sub>	-7t <sub>U</sub>	-7t <sub>U</sub>			
LOW	HIGH	-2t <sub>U</sub>	-2t <sub>U</sub>	-6t <sub>U</sub>	-6t <sub>U</sub>	NA		
MID	LOW	-1t <sub>U</sub>	-1t <sub>U</sub>	BK1 <sup>[4]</sup>	BK1 <sup>[4]</sup>			
MID	MID	-0t <sub>U</sub>	-0t <sub>U</sub>	0t <sub>U</sub>	0t <sub>U</sub>	0t <sub>U</sub>		
MID	HIGH	+1t <sub>U</sub>	+1t <sub>U</sub>	BK2 <sup>[4]</sup>	BK2 <sup>[4]</sup>			
HIGH	LOW	+2t <sub>U</sub>	+2t <sub>U</sub>	+6t <sub>U</sub>	+6t <sub>U</sub>	NA		
HIGH	MID	+3t <sub>U</sub>	+3t <sub>U</sub>	+7t <sub>U</sub>	+7t <sub>U</sub>			
HIGH	HIGH	+4t <sub>U</sub>	+4t <sub>U</sub>	+8t <sub>U</sub>	+8t <sub>U</sub>	+4t <sub>U</sub>		

#### Notes:

5

- The level to be set on FS is determined by the "nominal" operating frequency (f<sub>NOM</sub>) of the V<sub>CO</sub> and Phase Generator. f<sub>NOM</sub> always appears on an output when
  - the output is operating in the undivided mode. The REF and FB are at  $f_{NOM}$  when the output connected to FB is undivided.
- 3. The maximum output frequency is 185 MHz.
- 4. BK1, BK2 denotes following the skew setting of Bank1 and Bank2 respectively.

**Table 4. Output Divider Function** 

Fund Sel	Output Divider Function					
[1:4]DS1 and FBDS1	[1:4]DS0 and FBDS0	Bank 1	Bank 2	Bank 3	Bank 4	Feed- back Bank
LOW	LOW	/1	/1	/1	/1	/1
LOW	MID	/2	/2	/2	/2	/2
LOW	HIGH	/3	/3	/3	/3	/3
MID	LOW	/4	/4	/4	/4	/4
MID	MID	/5	/5	/5	/5	/5
MID	HIGH	/6	/6	/6	/6	/6
HIGH	LOW	/8	/8	/8	/8	/8
HIGH	MID	/10	/10	/10	/10	/10
HIGH	HIGH	/12	/12	/12	/12	/12

Figure 1 illustrates the timing relationship of programmable skew outputs. All times are measured with respect to REF with the output used for feedback programmed with 0t<sub>U</sub> skew. The PLL naturally aligns the rising edge of the FB input and REF input. If the output used for feedback is programmed to another skew position, then the whole t<sub>U</sub> matrix will shift with respect to REF. For example, if the output used for feedback is pro-grammed to shift -8tU, then the whole matrix is shifted forward in time by 8t<sub>U</sub>. Thus an output programmed with 8t<sub>U</sub> of skew will effectively be skewed 16t U with respect to REF.




Figure 1. Typical Outputs with FB Connected to a Zero-Skew Output<sup>(5)</sup>

6

#### Note:

5. FB conncted to an output selected for "zero" skew (i.e., FBF0 =MID or XF[1:0] = MID).



#### **Output Disable Description**

The feedback Divide and Phase Select Matrix Bank has two outputs, and each of the four Divide and Phase Select Matrix Banks have four outputs. The outputs of each bank can be independently put into a HOLD-OFF or high-impedance state. The combination of the OUTPUT\_MODE and DIS[1:4]/FBDIS inputs determines the clock outputs' state for each bank. When the DIS[1:4]/FBDIS is LOW, the outputs of the corre-sponding bank will be enabled. When the DIS[1:4]/FBDIS is HIGH, the outputs for that bank will be disabled to a high-im-pedance (HI-Z) or HOLD-OFF state depending on the OUTPUT\_MODE input. Table 5 defines the disabled output functions.

The HOLD-OFF state is intended to be a power saving feature. An output bank is disabled to the HOLD-OFF state in a maximum of six output clock cycles from the time when the disable input (DIS[1:4]/FBDIS) is HIGH. When disabled to the HOLD-OFF state, noninverting outputs are driven to a logic LOW state on its falling edge. Inverting outputs are driven to a logic HIGH state on its rising edge. This ensures the output clocks are stopped without glitch. When a bank of outputs is disabled to HI-Z state, the respective bank of outputs will go HI-Z immediately.

Table 5. DIS[1:4]/FBDIS Pin Functionality

OUTPUT_MODE	DIS[1:4]/FBDIS	Ouput Mode
HIGH/LOW	LOW.	ENABLED.
HIGH	HIGH	HI-Z
LOW	HIGH	HOLD-OFF
MID	X	FACTORY TEST

#### **INV3 Pin Function**

Bank3 has signal invert capability. The four outputs of Bank3 will act as two pairs of complementary outputs when the INV3 pin is driven LOW. In complementary output mode, 3QA0 and 3QB0 are non-inverting; 3QA1 and 3QB1 are inverting outputs. All four outputs will be inverted when the INV3 pin is driven HIGH. When the INV3 pin is left in MID, the outputs will not invert. Inversion of the outputs are independent of the skew and divide functions. Therefore, clock outputs of Bank3 can be inverted, divided, and skewed at the same time.

#### **Lock Detect Output Description**

The LOCK detect output indicates the lock condition of the integrated PLL. Lock detection is accomplished by comparing the phase difference between the reference and feedback in-puts. Phase error is declared when the phase difference between the two inputs is greater than the specified device propagation delay limit (tpDFSL, M, H). When in the locked state, after four or more consecutive feed-back clock cycles with phase-errors, the LOCK output will be forced LOW to indicate out-of-lock state.

When in the out-of-lock state, 32 consecutive phase-errorless feedback clock cycles are required to allow the LOCK output to indicate lock condition (LOCK = HIGH).

If the feedback clock is removed after LOCK has gone HIGH, a "watchdog" circuit is implemented to indicate the out-of-lock condition after a time-out period by deasserting LOCK LOW. This time out period is based upon a divided down reference clock.

This assumes that there is activity on the selected REF input. If there is no activity on the selected REF input then the LOCK detect pin may not accurately reflect the state of the internal PLL.

#### **Factory Test Mode Description**

The device will enter factory test mode when the OUTPUT\_MODE is driven to MID. In factory test mode, the device will operate with its internal PLL disconnected; input level supplied to the reference input will be used in place of the PLL output. In TEST mode the selected FB input(s) must be tied LOW. All functions of the device are still operational in factory test mode except the internal PLL and output bank disables.

The OUTPUT\_MODE input is designed to be a static input. Dynamically toggling this input from LOW to HIGH may temporarily cause the device to go into factory test mode (when passing through the MID state).

#### Factory Test Reset

When in factory test mode (OUTPUT\_MODE=MID), the device can be reset to a deterministic state by driving the DIS4 input HIGH. When the DIS4 input is driven HIGH in factory test mode, all clock outputs will go to HI-Z; after the selected refer-ence clock pin has 5 positive transitions, all the internal finite state machines (FSM) will be set to a deterministic state. The deterministic state of the state machines will depend on the configurations of the divide selects, skew selects, and frequency select input. All clock outputs will stay in high-impedance mode and all FSMs will stay in the deterministic state until DIS4 is deasserted. When DIS4 is deasserted (with OUTPUT\_MODE still at MID), the device will re-enter factory test mode.

#### Safe Operating Zone

The following figure illustrates the operating condition at which the device does not exceed its allowable maximum junction temperature of 150°C. Figure 2 shows the maximum number of outputs that can operate at 185 MHz (with 25pF load and no air flow) at various ambient temperatures. At the limit line, all other outputs are configured to divide-by-two (i.e., operating at 92.5 MHz) or lower frequencies. The device will operate below maximum allowable junction temperature of 150°C when its configuration (with the specified constraints) falls within the shaded region (safe operating zone). Figure 2 shows that at 85°C, the maximum number of outputs that can operate at 185 MHz is 6; and at 70°C, the maximum number of outputs that can operate at 185 MHz is 16 (with 25pF load and 0 m/s air flow).






Figure 2. Typical Safe Operating Zone

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.) Storage Temperature ......-40°C to +125°C Ambient Temperature with Power Applied ...... -40°C to +125°C Supply Voltage to Ground Potential ...... -0.5V to +4.6V DC Input Voltage .....-0.3V to  $V_{CC}+0.5V$ Output Current into Outputs (LOW) ......TBDmA Static Discharge Voltage ......>2001V (per MIL-STD-883, Method 3015) Latch-Up Current ...... TBD

# **Operating Range**

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{c}\mathbf{c}}$
Commercial	0°C to +70°C	3.3V +10%
Industrial	−40°C to +85°C	3.3 V ±10%

# Electrical Characteristics Over Operating Range

Parameter	Description		Test Conditions	Min.	Max.	Unit
LVTTL Comp	patible Output Pins (C	QFA[0:1], [1:4]Q[A:B][0:1], L0	OCK)			
V <sub>OH</sub>	LVTTL HIGH	QFA[0:1], [1:4]Q[A:B][0:1]	$V_{CC} = Min., I_{OH} = -30 \text{ mA}$	2.4		V
	Voltage	LOCK	$I_{OH} = -2 \text{ mA}, V_{CC} = \text{Min}.$	2.4		V
V <sub>OL</sub>	LVTTL LOW Voltage	QFA[0:1], [1:4]Q[A:B][0:1]	V <sub>CC</sub> = Min., I <sub>OL</sub> = 30 mA		0.5	V
		LOCK	I <sub>OL</sub> = 2 mA, V <sub>CC</sub> = Min.		0.5	V
I <sub>OZ</sub>	High-Impedance Stat	e Leakage Current		TBD	TBD	Α
LVTTL Comp	patible Input Pins (FB	KA±, FBKB±, REFA±, REFB:	±, FBSEL, REFSEL, FBDI	S, DIS[1:4])		
V <sub>IH</sub>	LVTTL Input HIGH	FBK[A:B]±, REF[A:B]±	Min. ≤ V <sub>CC</sub> ≤ Max.	2.0	V <sub>CC</sub> +0.3	V
		REFSEL, FBSEL, FBDIS, DIS[1:4]		2.0	V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	LVTTL Input LOW	FBK[A:B]±, REF[A:B]±	Min. ≤ V <sub>CC</sub> ≤ Max.	-0.3	0.8	V
		REFSEL, FBSEL, FBDIS, DIS[1:4]		-0.3	0.8	V
I <sub>I</sub>	LVTTL V <sub>IN</sub> >V <sub>CC</sub>	FBK[A:B]±, REF[A:B]±	$V_{CC} = GND, V_{IN} = 3.63V$		100	А
I <sub>IH</sub>	LVTTL Input HIGH	FBK[A:B]±, REF[A:B]±	$V_{CC} = Max., V_{IN} = V_{CC}$		500	Α
	Current	REFSEL, FBSEL, FBDIS, DIS[1:4]	$V_{IN} = V_{CC}$	TBD	TBD	А
I <sub>L</sub>	LVTTL Input LOW	FBK[A:B]±, REF[A:B]±	$V_{CC} = Max., V_{IN} = GND$	-500		Α
	Current	REFSEL, FBSEL, FBDIS, DIS[1:4]		TBD	TBD	А
3-Level Inpu	t Pins (FBF0, FBDS[0	):1], [1:4]F[0:1], [1:4]DS[0:1],	FS, OUTPUT_MODE(TES	T))		
V <sub>IHH</sub>	Three Level Input HIC	GH <sup>[6]</sup>	Min. ≤ V <sub>CC</sub> ≤ Max.	0.87*V <sub>CC</sub>		V
V <sub>IMM</sub>	Three Level Input MII	D <sup>[6]</sup>	Min. ≤ V <sub>CC</sub> ≤ Max.	0.47*V <sub>CC</sub>	0.53*V <sub>CC</sub>	V
V <sub>ILL</sub>	Three Level Input LO	W <sup>[6]</sup>	Min. <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> Max.		0.13*V <sub>CC</sub>	V
I <sub>IHH</sub>	Three Level Input	3-level input pins excl. FBF0	$V_{IN} = V_{CC}$		200	Α
	HIGH Current	FBF0			400	Α

8



PI6C3993, PI6C3994 High-Speed Multi-Phase PLL Clock Buffer

# **Electrical Characteristics** Over the Operating Range (continued)

Parameter	Description		Test Conditions	Min.	Max.	Unit
I <sub>IMM</sub>	Three Level Input	3-level input pins excl. FBF0	$V_{IN} = V_{CC} / 2$	-50	50	Α
	MID Current	FBF0		-100	100	Α
I <sub>ILL</sub>	Three Level Input	3-level input pins excl. FBF0	V <sub>IN</sub> = GND	-200		Α
	LOW Current	FBF0		-400		Α
LVDIFF Inpu	t Pins (FBK[A:B]±, R	EF[A:B]±)			•	
V <sub>DIFF</sub>	Input Differential Volta	age		400	V <sub>CC</sub>	mV
V <sub>IHHP</sub>	Highest Input HIGH \	/oltage		1.0	V <sub>CC</sub>	V
V <sub>ILLP</sub>	Lowest Input LOW Vo	oltage		GND	V <sub>CC</sub> -0.4	V
V <sub>COM</sub>	Common Mode Range (crossing voltage)			0.8	V <sub>CC</sub>	V
Operating C	urrent					
I <sub>CCI</sub>	Internal Operating	CY7B993V	$V_{CC} = Max., f_{MAX}^{[8]}$		TBD	mA
	Current	CY7B994V			TBD	mA
I <sub>CCN</sub>	Output Current	CY7B993V	V <sub>CC</sub> = Max.,		TBD	mA
	Dissipation / Bank <sup>[7]</sup>	CY7B994V	$C_{LOAD} = 25 \text{ pF},$ $R_{LOAD} = 50 \text{ at } V_{CC}/2,$ $f_{MAX}$		TBD	mA

# Capacitance

_					
Parameter	Description	Test Conditions	Min.	Max.	Units
C <sub>IN</sub>	Input Capacitance	$T_A = 25 \text{ C, f} = 1 \text{ MHz, V}_{CC} = 3.3 \text{V}$	TBD	TBD	pF

#### Notes

- 6. These inputs are normally wired to V<sub>CC</sub>, GND, or left unconnected (actual threshold voltages vary as a percentage of V CC). Internal termination resistors hold the unconnected inputs at V<sub>CC</sub>/2. If these inputs are switched, the function and timing of the outputs may glitch and the PLL may require an additional t LOCK time before all data sheet limits are achieved.
- This is dependent upon frequency and number of outputs of a bank being loaded. The value indicates maximum I<sub>CCN</sub> at
  maximum frequency and maximum load of 25pF terminated to 50′ at V<sub>CC</sub>/2. For any other frequencies and load conditions
  the following equation can be used to calculate the maximum output current: TBD.
- I<sub>CCI</sub> measurement is performed with Bank1 and FB Bank configured to run at maximum frequency (f<sub>NOM</sub> = 100 MHz for PI6C3993, f<sub>NOM</sub> = 185 MHz for PI6C3994), and all other clock output banks to run at half the maximum frequency. FS and OUTPUT\_MODE are asserted to the HIGH state.

9



# PI6C3993, PI6C3994 High-Speed Multi-Phase PLL Clock Buffer

# Switching Characteristics Over the Operating Range (9,10,11,12,13)

			PI6C	PI6C3993		PI6C3994	
Parameter	Description		Min.	Max.	Min.	Max.	Unit
f <sub>out</sub>	Clock Output Frequency	PI6C3993		100		100	MHz
		PI6C3994		185		185	MHz
t <sub>SKEWPR</sub>	Matched-Pair Skew <sup>[14, 15]</sup>			200		200	ps
t <sub>SKEWBNK</sub>	Intrabank Skew <sup>[14, 15]</sup>			300		400	ps
t <sub>SKEW0</sub>	Output-Output Skew (same frequency and phase, r fall) <sup>[14, 15]</sup>	ise to rise, fall to		600		800	ps
t <sub>SKEW1</sub>	Output-Output Skew (same frequency and phase, of ferent frequency, rise to rise, fall to fall)[14, 15]	ther banks at dif-		700		900	ps
t <sub>SKEW2</sub>	Output-Output Skew (invert to nominal of different be banks at same frequency, rising edge to falling edge banks at same frequency) <sup>[14, 15]</sup>			900		1200	ps
t <sub>SKEW3</sub>	Output-Output Skew (invert to nominal of different be banks at same frequency, rising edge to falling edge banks at different frequency) <sup>[14, 15]</sup>			900		1200	ps
t <sub>SKEW4</sub>	Output-Output Skew (divideX to divideY, or inverted edge to falling edge aligned, other banks at different	to divideX, rising frequency)[14,15]		1000		1300	ps
t <sub>SKEW5</sub>	Output-Output Skew (divideX to divideY, or inverted to rise, fall to fall, other banks at different frequency	d to divideX, rise		900		1100	ps
t <sub>SKEW6</sub>	Output-Output Skew (rise to fall, complementary out bank) <sup>[14, 15]</sup>	puts of the same		900		1100	ps
t <sub>SKEWCPR</sub>	Complementary Outputs Skew (crossing to crossing outputs of the same bank) <sup>[14, 15, 16]</sup>	, complementary		TBD		TBD	ps
t <sub>CCJ1-3</sub>	Cycle-to-Cycle Jitter (divide by 1 output frequency, 2, 3)	FB = divide by 1,		100		100	ps Peak- Peak
t <sub>CCJ4-6</sub>	Cycle-to-Cycle Jitter (divide by 1 output frequency, 5, 6)	FB = divide by 4,		200		200	ps Peak- Peak
t <sub>CCJ8-12</sub>	Cycle-to-Cycle Jitter (divide by 1 output frequency, 10, 12)	FB = divide by 8,		400		400	ps Peak- Peak
t <sub>PDFSL</sub>	Propagation Delay, REF to FB Rise, FS = LOW		-500	500	-700	700	ps
t <sub>PDFSM</sub>	Propagation Delay, REF to FB Rise, FS = MID		-500	500	-700	700	ps
t <sub>PDFSH</sub>	Propagation Delay, REF to FB Rise, FS = HIGH		-500	500	-700	700	ps
<sup>t</sup> PDDELTA1	Propagation Delay difference between two devices configuration (same V <sub>CC</sub> and temperature) <sup>[17, 18]</sup>	with same		200		300	ps
t <sub>PDDELTA2</sub>	Propagation Delay difference between two devices configuration (full V <sub>CC</sub> range difference and small to difference) <sup>[17, 18]</sup>	with same emperature		400		500	ps
t <sub>PDDELTA3</sub>	Propagation Delay difference between two devices v figuration (same $V_{CC}$ and moderate temperature di	with different con- fference) <sup>[17, 18]</sup>		600		700	ps
t <sub>PDDELTA4</sub>	Propagation Delay difference between two devices figuration (full $V_{CC}$ range difference and wide temperence) <sup>[17, 18]</sup>	with same con- erature differ-		1000		1100	ps

#### Notes:

- This is for non-three level inputs.
- 10. Assumes 25pF Max. Load Capacitance.
- 11. Both outputs of pair must be terminated, even if only one is being used.
- 12. Each package must be properly decoupled.13. AC parameters are measured at 1.5V, unless otherwise indicated.
- 14. Test Load  $C_L$  = 25pF, terminated to  $V_{CC}/2$  with  $50\Omega$
- 15. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same phase delay has been selected when all outputs are loaded with 25pF and properly terminated
- 16. Complementary output skews are measured at complementary signal pair intersections.
- 17. Guaranteed by statistical correlation. Tested initially and after any design or process changes that may affect these parameters.
- 18. Full  $V_{CC}$  difference =  $((V_{CC}1-V_{CC}2)/(V_{CC}1+V_{CC}2))*0.5 < 5\%$ . Small temperature difference = T ambient1 –T ambient2 <  $10^{\circ}$ C. Moderate temperature difference = T ambient1 - T ambient2 < 20°C. Full temperature difference = T ambient1 - T ambient2 < 40°C.




# Switching Characteristics Over the Operating Range (9,10,11,12,13)


		PI6C3	PI6C3993/4-5		993/4-7	
Parameter	Description	Min.	Max.	Min.	Max.	Units
t <sub>REFrf</sub>	REF input Rise/Fall Time [19, 20]		1.0		1.0	ns
t <sub>REFpwh</sub>	REF input (Pulse Width HIGH) <sup>[19]</sup>	2.0		2.0		ns
t <sub>REFpwl</sub>	REF input (Pulse Width LOW) <sup>[19]</sup>	2.0		2.0		ns
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time <sup>[20]</sup>	0.15	2.0	0.15	2.0	ns
t <sub>LOCK</sub>	PLL Lock Time From Power-Up		10		10	ms
t <sub>RELOCK1</sub>	PLL Re-Lock Time (from same frequency, different phase) With Stable Power Supply		TBD		TBD	S
t <sub>RELOCK2</sub>	PLL Re-Lock Time (from different frequency, different phase) With Stable Power Supply <sup>[21]</sup>		TBD		TBD	S
t <sub>ODCV</sub>	Output Duty Cycle Deviation from 50% <sup>[13]</sup>	-1.0	1.0	-1.0	1.0	ns
t <sub>PWH</sub>	Output HIGH Time Deviation from 50% <sup>[22]</sup>		1.5		1.5	ns
t <sub>PWL</sub>	Output LOW Time Deviation from 50% <sup>[22]</sup>		2.0		2.0	ns
t <sub>PDEV</sub>	Period Deviation when Changing from Reference to Reference <sup>[23]</sup>		TBD		TBD	UI
t <sub>OHZ</sub>	DIS[1:4]/FBDIS HIGH to Output High-Impedance from HIGH <sup>[14, 24]</sup>	1.0	10	1.0	10	ns
t <sub>OLZ</sub>	DIS[1:4]/FBDIS HIGH to Output High-Impedance from LOW <sup>[14, 24]</sup>	1.0	10	1.0	10	ns
t <sub>OZH</sub>	DIS[1:4]/FBDIS LOW to Output HIGH from Output is High- Impedance <sup>[25]</sup>	0.5 <sup>[24]</sup>	14 <sup>[26]</sup>	0.5 <sup>[24]</sup>	14 <sup>[26]</sup>	ns
t <sub>OZL</sub>	DIS[1:4]/FBDIS LOW to Output LOW from High-Impedance <sup>[25]</sup>	0.5 <sup>[24]</sup>	14 <sup>[26]</sup>	0.5 <sup>[24]</sup>	14 <sup>[26]</sup>	ns

# AC Test Loads and Waveform<sup>(27)</sup>

For LOCK output only For all other outputs R1 =  $910\Omega$  R1 =  $100\Omega$  R2 =  $910\Omega$  R2 =  $100\Omega$  C<sub>L</sub> <30pF C<sub>L</sub> <25pF (Includes fixture and probe capacitance)



# (a) LVTTL AC Test Load




# (b) TTL Input Test Waveform

#### Notes:

- 19. Tested initially and after any design or process changes that may affect these parameters.
- 20. Rise and fall times are measured between 2.0V and 0.8V.
- 21. f<sub>NOM</sub> must be within the frequency range defined by the same FS state.
- 22. t<sub>PWH</sub> is measured at 2.0V. t<sub>PWL</sub> is measured at 0.8V.
- 23. UI = Unit Interval. Examples: One UI is a full period. 0.1UI is 10% of period.
- 24. Measured at 0.5V deviation from starting voltage.
- 25. For  $t_{OZL}$  and  $t_{OZH}$  minimum,  $C_L = 0pF$ ,  $R_L = 1k$  (to  $V_{CC}$  for  $t_{OZL}$ , to GND for  $t_{OZH}$ ).
  - For tozL and tozH maximum,  $C_L = 25pF$  and  $R_L = 100\Omega$  (to  $V_{CC}$  for tozL, to GND for tozH).
- 26.  $t_{OZL}$  maximum is measured at 0.5V.  $t_{OZH}$  maximum is measured at 2.4V.
- 27. These figures are for illustrations only. The actual ATE loads may vary.



# **ACTiming Diagrams**<sup>(13)</sup>





PI6C3993, PI6C3994 High-Speed Multi-Phase PLL Clock Buffer

# **Ordering Information**

Propagation Delay(ps)	Max. Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
500	100	PI6C3993-5AC	TQFP	100-Lead Thin Quad Flat Pack	Commercial
500	100	PI6C3993-5AI	TQFP	100-Lead Thin Quad Flat Pack	Industrial
500	185	PI6C3994-5AC	TQFP	100-Lead Thin Quad Flat Pack	Commercial
500	185	PI6C3994-5AI	TQFP	100-Lead Thin Quad Flat Pack	Industrial
700	100	PI6C3993-7AC	TQFP	100-Lead Thin Quad Flat Pack	Commercial
700	185	PI6C3994-7AC	TQFP	100-Lead Thin Quad Flat Pack	Commercial

Package Mechanical: 100-Pin Thin Plastic Quad Flat Pack (TQFP)							

**Pericom Semiconductor Corporation** 

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com