



## TARGET SPECIFICATION


**PI6C2305A-1**

**3.3V Zero-Delay Buffer**

### Product Features

- Zero-input-output propagation delay
- 350ps phase error
- Multiple low-skew outputs
  - Output-output skew less than 250ps
  - Device-device skew less than 700ps
- 10 MHz to 133 MHz operating range
- Low Jitter <200ps
- High drive option (PI6C2305A-1H)
- 3.3V operation
- Commercial Operation: 0°C to +70°C
- Industrial Operation: -40°C to +85°C
- Allows input clock to have spread spectrum modulation for EMI reduction
- Package: Space-saving 8-pin, 150-mil SOIC

### Block Diagram




### Product Description

Providing five low-skew clocks, the PI6C2305A-1 is a 3.3V zero-delay buffer designed to distribute clock signals in applications including PC, workstation, datacom, telecom, and high-performance systems.

The PI6C2305A-1 provides 5 copies of clocks that have less than 350ps propagation delay compared to a reference clock. The skew among the output clock signals for PI6C2305A-1 is less than 250ps. When there are no rising edges on the REF input, the PI6C2305A-1 enters a power-down state. In this mode, the PLL is off and all outputs are three-stated. This results in less than 50µA of current draw. Featuring faster rise and fall times, the PI6C2305A-1H is the high-drive version of the PI6C2305A-1.

### Pin Configuration



### Pin Description


Pin	Signal	Description
1	REF <sup>(1)</sup>	Input reference frequency, 5V Tolerant input
2	CLK2 <sup>(2)</sup>	Buffered Clock output
3	CLK1 <sup>(2)</sup>	Buffered Clock output
4	GND	Ground
5	CLK3 <sup>(2)</sup>	Buffered Clock output
6	V <sub>DD</sub>	3.3V Supply
7	CLK4 <sup>(2)</sup>	Buffered Clock output
8	CLK0 <sup>(2)</sup>	Buffered Clock output, internal feedback on this pin

#### Notes:

1. Weak pull-down.
2. Weak pull-down on all outputs.

### Zero-Delay and Skew Control

REF. Input to CLK[1:4] Delay vs. Difference in Loading between CLK[0] pin and CLK[1:4] pins.



To achieve a Zero Delay between the input and output, all outputs should be uniformly loaded. The relative loading of CLK0 (with respect to the remaining outputs) can adjust the input-output delay. This is shown in the graph above.

For applications requiring zero input-output delay, all outputs including CLK0 should be equally loaded. Even if CLK0 is not used, it must have a capacitive load that is equal to that on every other output. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs.

### Maximum Ratings

Supply Voltage to Ground Potential .....	-0.5V to +7.0V
DC Input Voltage (Except REF) .....	-0.5V to VDD+0.5V
DC Input Voltage REF .....	-0.5 to 7V
Storage Temperature .....	-65°C to +150°C
Maximum Soldering Temperature (10 seconds) .....	260°C
Junction Temperature .....	150°C
Static Discharge Voltage (per MIL-STD-883, Method 3015) .....	>2000V



## TARGET SPECIFICATION

PI6C2305A-1  
3.3V Zero-Delay Buffer

### Operating Conditions

Parameter	Description	Min.	Max.	Units
V <sub>DD</sub>	Supply Voltage	3	3.6	V
T <sub>A</sub> (2305A, 2305A-1H)	Commercial Temperature (Ambient)	0	70	°C
T <sub>A</sub> (2305AI-2305A-1HI)	Industrial Temperature (Ambient)	-40	85	
C <sub>L</sub>	Load Capacitance	—	30	pF
C <sub>IN</sub>	Input Capacitance	—	7	

### Electrical Characteristics (Over operating conditions)

Parameter	Description	Test Conditions	Min.	Max.	Units
V <sub>IL</sub>	Input LOW Voltage <sup>(3)</sup>	—	—	0.8	V
V <sub>IH</sub>	Input HIGH Voltage <sup>(3)</sup>	—	2.0	—	
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0V	—	50.0	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub>	—	200.0	
V <sub>OL</sub>	Output LOW Voltage <sup>(4)</sup>	I <sub>OL</sub> = 8mA (2305A-1) I <sub>OL</sub> = 12mA (2305A-1H)	—	0.4	V
V <sub>OH</sub>	Output HIGH Voltage <sup>(4)</sup>	I <sub>OH</sub> = -8mA (2305A-1) I <sub>OH</sub> = -12mA (2305A-1H)	2.4	—	
I <sub>DD</sub> (PD mode)	Power Down Supply Current	REF = 0 MHz	—	50.0	μA
I <sub>DD</sub>	Supply Current	Unloaded outputs, 66.66 MHz,	—	50.0	mA

#### Notes:

3. REF and CLK0 inputs have a threshold voltage of V<sub>DD</sub>/2.
4. Parameter is guaranteed by design and characterization. Not 100% tested in production.

# TARGET SPECIFICATION



**PI6C2305A-1**  
**3.3V Zero-Delay Buffer**

## Switching Characteristics<sup>(4,5)</sup> (Over operating conditions)


Parameters	Name	Test Conditions	Min.	Typ.	Max.	Units
FCLK	Output Frequency	30pF load	10		133	MHz
	Duty Cycle <sup>(4)</sup> = $t_2 \div t_1$	Measured at V <sub>DD</sub> /2, F <sub>OUT</sub> < 66.66 MHz	45	50	55	%
	Duty Cycle <sup>(4)</sup> = $t_2 \div t_1$	Measured at 1.4V, F <sub>OUT</sub> ≤ 45 MHz	40	50	60	
t <sub>3</sub>	Rise Time <sup>(4)</sup> @30pF	Measured between 0.8V and 2.0V			2.5	ns
t <sub>3</sub>	Rise Time <sup>(4)</sup> @30pF (H)				1.5	
t <sub>4</sub>	Fall Time <sup>(4)</sup> @30pF				2.5	
t <sub>4</sub>	Fall Time <sup>(4)</sup> @30pF (H)				1.5	
t <sub>5</sub>	Output to Output Skew <sup>(4)</sup>	All outputs equally loaded			250	ps
t <sub>6</sub>	Delay, REF Rising Edge to CLK0 Rising Edge <sup>(4)</sup>	Measured at V <sub>DD</sub> /2		0	±350	
t <sub>7</sub>	Device to Device Skew <sup>(4)</sup>	Measured at V <sub>DD</sub> /2 on the output pins of devices		0	700	
t <sub>8</sub>	Output Slew Rate <sup>(4)</sup>	Measured between 0.8V and 2.0V on -H device using Test Circuit #2	1			V/ns
t <sub>J</sub>	Cycle to Cycle Jitter <sup>(4)</sup>	Measured at 66.67 MHz, loaded outputs			200	ps
t <sub>LOCK</sub>	PLL Lock Time <sup>(4)</sup>	Stable power supply, valid clocks presented on REFpins			1.0	ms

### Notes:


4. Parameter is guaranteed by design and characterization. Not 100% tested in production.
5. For definition of t<sub>1-8</sub>, see Switching Waveforms on page 5.

## Switching Waveforms


Duty Cycle Timing




All Outputs Rise/Fall Time




Output-Output Skew




Input-Output Propagation Delay



Device-Device Skew




**Test Circuit #1**



Test Circuit for all parameters except  $t_8$

**Test Circuit #2**



Test Circuit for  $t_8$ , Output slew rate  
on PI6C2305-1H device




## TARGET SPECIFICATION

PI6C2305A-1

3.3V Zero-Delay Buffer

### 8-Pin SOIC Package Mechanical (W)



### Ordering Information

Ordering Code	Description	Package Type	Operating Range
PI6C2305A-1W	Normal Drive	8-pin 150-mil SOIC	Commercial
PI6C2305A-1HW	High Drive		
PI6C2305A-1WI	Normal Drive	8-pin 150-mil SOIC	Industrial
PI6C2305A-1HWI	High Drive		

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • <http://www.pericom.com>