



SLES076 - MARCH 2003

24-BIT, 192-kHz SAMPLING, ADVANCED SEGMENT, **AUDIO STEREO DIGITAL-TO-ANALOG CONVERTER**

FEATURES

- 24-Bit Resolution
- Analog Performance ($V_{CC} = 5 \text{ V}$):
 - Dynamic Range: 113 dB, Typical
 - SNR: 113 dB, Typical
 - THD+N: 0.001%, Typical
 - Full-Scale Output: 2.1 V rms (at
 - Postamplifier)
- Differential Voltage Output: 3.2 V p-p
- 8× Oversampling Digital Filter:
 - Stop-Band Attenuation: –82 dB
 - Pass-Band Ripple: ±0.002 dB
- Sampling Frequency: 10 kHz to 200 kHz
- System Clock: 128, 192, 256, 384, 512, or 768 fs With Autodetect
- Accepts 16-, 20-, and 24-Bit Audio Data
- Data Formats: Standard, I2S, and Left-Justified
- **Digital De-Emphasis**
- Soft Mute
- Zero Flags for Each Output
- **Dual Supply Operation:**
 - 5-V Analog, 3.3-V Digital

- 5-V Tolerant Digital Inputs
- Small 28-Lead SSOP Package, Lead-Free **Product**

APPLICATIONS

- A/V Receivers
- **DVD Players**
- **Musical Instruments**
- **HDTV Receivers**
- Car Audio Systems
- **Digital Multitrack Recorders**
- Other Applications Requiring 24-Bit Audio

DESCRIPTION

The PCM1793 is a monolithic CMOS integrated circuit that includes stereo digital-to-analog converters and support circuitry in a small 28-lead SSOP package. The data converters use TI's advanced segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The PCM1793 provides balanced voltage outputs, allowing the user to optimize analog performance externally. Sampling rates up to 200 kHz are supported.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	OPERATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
DCM4702DD	00 lood 000D	0000	0500 +- 0500	DCM4702	PCM1793DB	Tube
PCM1793DB	28-lead 550P	28-lead SSOP		PCM1793	PCM1793DBR	Tape and reel

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		PCM1793			
Cumphuraltaga	V _{CC} F, V _{CC} L, V _{CC} C, V _{CC} R	6.5 V			
Supply voltage	V _{DD}	4 V			
Supply voltage differen	nces: V _{CC} F, V _{CC} L, V _{CC} C, V _{CC} R	±0.1 V			
Ground voltage differe	ences: AGNDF, AGNDL, AGNDC, AGNDR, and DGND	±0.1 V			
Digital input valtage	LRCK, DATA, BCK, SCK, DEMP0, DEMP1, FMT0, FMT1, FMT2, RST, MUTE	−0.3 V to 6.5 V			
Digital input voltage	ZEROL, ZEROR	-0.3 V to (V _{DD} + 0.3 V)			
Analog input voltage		-0.3 V to (V _{CC} + 0.3 V)			
Input current (any pins	±10 mA				
Ambient temperature	-40°C to 125°C				
Storagetemperature	−55°C to 150°C				
Junctiontemperature	150°C				
Lead temperature (soldering)					
Package temperature	Package temperature (IR reflow, peak) 250°C				

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

all specifications at $T_A = 25$ °C, $V_{CC} = 5$ V, $V_{DD} = 3.3$ V, $f_S = 44.1$ kHz, system clock = 256 f_S , and 24-bit data, unless otherwise noted

			PCM1793D	В	
	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
RES	OLUTION		24		Bits
DAT	A FORMAT (PCM Mode)				
	Audio data interface format		Standard, I ² S, left	justified	
	Audio data bit length		16-, 20-, 24-bit sel	ectable	
	Audio data format		MSB first, 2s comp	olement	
fs	Samplingfrequency		10	200	kHz
	System clock frequency		128, 192, 256, 384, 5	12, 768 fg	
DIGI	TAL INPUT/OUTPUT	·	•	•	
	Logic family		TTLcompatib	ole	
٧ıH	Innut la sia laval		2		VDC
V_{IL}	Input logic level			0.8	VDC
lн	Input logic current	$V_{IN} = V_{DD}$		10	^
IIL	Input logic current	V _{IN} = 0 V		-10	μΑ
Vон	Output logic lovel	$I_{OH} = -2 \text{ mA}$	2.4		\/DC
VOL	Output logic level	$I_{OL} = 2 \text{ mA}$		0.4	VDC



		P	CM1793DI	В	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
YNAMIC PERFORMANCE (1)	•				•
	f _S = 44.1 kHz		0.001%	0.002%	
THD+N at $V_{OUT} = 0$ dB	f _S = 96 kHz		0.0015%		
	f _S = 192 kHz		0.003%		
	EIAJ, A-weighted, fg = 44.1 kHz	110	113		
Dynamic range	EIAJ, A-weighted, fg = 96 kHz		113		dB
	EIAJ, A-weighted, fg = 192 kHz		113		
	EIAJ, A-weighted, fg = 44.1 kHz	110	113		
Signal-to-noiseratio	EIAJ, A-weighted, fg = 96 kHz		113		dB
	EIAJ, A-weighted, fg = 192 kHz		113		
	f _S = 44.1 kHz	106	110		
Channelseparation	f _S = 96 kHz		110		dB
	f _S = 192 kHz		109		ı
Level linearity error	V _{OUT} = -120 dB		±1		dB
NALOG OUTPUT	·				
Gain error		-8	±3	8	% of FS
Gain mismatch, channel-to-channel		-3	±0.5	3	% of FS
Bipolar zero error	At BPZ	-2	±0.5	2	% of FS
Differential output voltage (2)	Full scale (0 dB)		3.2		V p-p
Bipolar zero voltage (2)	At BPZ		1.4		V
Load impedance (2)	$R_1 = R_2$	1.7			kΩ
DIGITAL FILTER PERFORMANCE					ı
De-emphasis error				±0.1	dB
·	±0.002 dB			0.454 fg	
Pass band	-3 dB			0.49 fs	
Stop band		0.546 f _S			
Pass-band ripple				±0.002	dB
	Stop band = 0.546 fs	-75			dB
Stop-bandattenuation	Stop band = 0.567 fs	-82			dB
Delay time	,		29/f _S		s

⁽¹⁾ Dynamic performance and DC accuracy are specified at the output of the postamplifier as shown in Figure 28. Analog performance specifications are measured using the System Two™ Cascade audio measurement system by Audio Precision™ in the averaging mode. At all sampling frequencies, measurement bandwidth is limited with a 20-kHz AES17 filter.

⁽²⁾ These parameters are defined at the PCM1793 output pin. Load impedance, R1 and R2, are input resistors of the postamplifier. These are defined as dc loads.



			Р	CM1793DE	3		
	PARAMETER	TEST CONDITIONS	MIN TYP MAX		MAX	UNIT	
POW	ER SUPPLY REQUIREMENTS						
V_{DD}			3	3.3	3.6	VDC	
VCC	Voltage range		4.5	5	5.5	VDC	
		f _S = 44.1 kHz		6.5	8		
I_{DD}	Supply current (1)	f _S = 96 kHz		13		mA	
		f _S = 192 kHz		28			
		f _S = 44.1 kHz		14	16		
ICC	Supply current (1)	f _S = 96 kHz		15		mA	
		f _S = 192 kHz		16			
		f _S = 44.1 kHz		90	110		
	Power dissipation (1)	f _S = 96 kHz		120		mW	
		f _S = 192 kHz		170			
TEMP	PERATURE RANGE		•		•		
	Operationtemperature		-25		85	°C	
θЈА	Thermalresistance	28-pin SSOP		100		°C/W	

⁽¹⁾ Input is BPZ data.

PIN ASSIGNMENTS

PCM1793 (TOP VIEW) LRCK □ 28 ☐ FMT2 27 ВСК □ ☐ FMT1 DATA 🞞 3 26 FMT0 MUTE 🗀 25 ☐ DEMP1 SCK □ 24 ☐ DEMP0 RST \Box 6 23 22 $V_{DD} \square$ DGND 🞞 21 AGNDF □□□ 20 19 $V_{CC}R \square$ AGNDR □□ 18 11 17 V_{OUT}R− □□□ 12 V_{OUT}R+ □□ ☐ AGNDC 13 16 V_{COM} □ 14 15




Terminal Functions

TERMINAL			DECODINE		
NAME	PIN	1/0	DESCRIPTIONS		
AGNDC	16	_	Analog ground (internal bias and current DAC)		
AGNDF	9	_	Analog ground (DACFF)		
AGNDL	19	_	Analog ground (L-channel I/V)		
AGNDR	11	_	Analog ground (R-channel I/V)		
BCK	2	ı	Bit clock input (1)		
DATA	3	ı	Serial audio data input (1)		
DEMP0	24	ı	De-emphasis control (1)		
DEMP1	25	ı	De-emphasis control (1)		
DGND	8	_	Digital ground		
FMT0	26	ı	Audio data format select (1)		
FMT1	27	ı	Audio data format select (1)		
FMT2	28	ı	Audio data format select (1)		
LRCK	1	ı	Left and right clock (fs) input for normal operation (1)		
MUTE	4	I	Analog output mute control (1)		
RST	6	I	Reset ⁽¹⁾		
SCK	5	I	System clock input ⁽¹⁾		
VCCC	15	_	Analog power supply (internal bias and current DAC), 5 V		
V _{CC} F	21	_	Analog power supply (DACFF), 5 V		
VCCL	20	-	Analog power supply (L-channel I/V), 5 V		
V _C CR	10	-	Analog power supply (R-channel I/V), 5 V		
VCOM	14	-	Internal bias decoupling pin		
V_{DD}	7	-	Digital power supply, 3.3 V		
V _{OUT} L+	17	0	L-channel analog voltage output +		
V _{OUT} L-	18	0	L-channel analog voltage output -		
V _{OUT} R+	13	0	R-channel analog voltage output +		
V _{OUT} R-	12	0	R-channel analog voltage output –		
ZEROL	23	0	Zero flag for L-channel		
ZEROR	22	0	Zero flag for R-channel		



FUNCTIONAL BLOCK DIAGRAM





TYPICAL PERFORMANCE CURVES

DIGITAL FILTER

Digital Filter Response




Figure 1. Frequency Response, Sharp Rolloff




Figure 2. Pass-Band Ripple, Sharp Rolloff




Figure 3. Frequency Response, Slow Rolloff







Figure 4. Transition Characteristics, Slow Rolloff




De-Emphasis Error













De-Emphasis Error (Continued)








ANALOG DYNAMIC PERFORMANCE

Supply Voltage Characteristics








Figure 13








NOTE: All specifications at V_{DD} = 3.3 V, V_{CC} = 5 V.




Temperature Characteristics














Figure 19. -60-dB Output Spectrum, BW = 20 kHz Figure 20. -60-dB Output Spectrum, BW = 100 kHz




Figure 21. THD+N vs Input Level, PCM Mode



SYSTEM CLOCK AND RESET FUNCTIONS

System Clock Input


The PCM1793 requires a system clock for operating the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the SCK input (pin 5). The PCM1793 has a system clock detection circuit that automatically senses if the system clock is operating between 128 f_S and 768 f_S. Table 1 shows examples of system clock frequencies for common audio sampling rates.

Figure 22 shows the timing requirements for the system clock input. For optimal performance, it is important to use a clock source with low phase jitter and noise. One of the Texas Instruments' PLL1700 family of multiclock generators is an excellent choice for providing the PCM1793 system clock.

Table 1. System Clock Rates for Common Audio Sampling Frequencies

CAMPI ING EDECUENCY	SYSTEM CLOCK FREQUENCY (F _{SCLK}) (MHZ)						
SAMPLING FREQUENCY	128 f _S	192 fg	256 fg	384 fs	512 fg	768 f _S	
32 kHz	4.096	6.144	8.192	12.288	16.384	24.576	
44.1 kHz	5.6488	8.4672	11.2896	16.9344	22.5792	33.8688	
48 kHz	6.144	9.216	12.288	18.432	24.576	36.864	
96 kHz	12.288	18.432	24.576	36.864	49.152	73.728	
192 kHz	24.576	36.864	49.152	73.728	(1)	(1)	

⁽¹⁾ This system clock rate is not supported for the given sampling frequency.



	PARAMETERS			UNITS
t(SCKH)	System clock pulse duration, HIGH	5		ns
t(SCKL)	System clock pulse duration, LOW	5		ns

Figure 22. System Clock Input Timing

Power-On and External Reset Functions

The PCM1793 includes a power-on reset function. Figure 23 shows the operation of this function. With $V_{DD} > 2 \text{ V}$, the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time $V_{DD} > 2 \text{ V}$. After the initialization period, the PCM1793 is set to its default reset state, as described in the *MODE CONTROL REGISTERS* section of this data sheet.

The PCM1793 also includes an external reset capability using the RST input (pin 6). This allows an external controller or master reset circuit to force the PCM1793 to initialize to its default reset state.

Figure 24 shows the external reset operation and timing. The RST pin is set to logic 0 for a minimum of 20 ns. The RST pin is then set to a logic 1 state, thus starting the initialization sequence, which requires 1024 system clock periods.






Figure 23. Power-On Reset Timing




Figure 24. External Reset Timing



AUDIO DATA INTERFACE

Audio Serial Interface

The serial audio interface for the PCM1793 is a 3-wire serial port. It includes LRCK (pin 1), BCK (pin 2), and DATA (pin 3). BCK is the serial audio bit clock, and it is used to clock the serial data present on DATA into the serial shift register of the audio interface. Serial data is clocked into the PCM1793 on the rising edge of BCK. LRCK is the serial audio left/right word clock.

The PCM1793 requires the synchronization of LRCK and the system clock, but does not need a specific phase relation between LRCK and the system clock.

If the relationship between LRCK and the system clock changes more than ± 6 BCK, internal operation is initialized within $1/f_S$ and the analog outputs are forced to the bipolar zero level until resynchronization between LRCK and the system clock is completed.


PCM Audio Data Formats and Timing

The PCM1793 supports industry-standard audio data formats, including standard right-justified, I²S, and left-justified. The data formats are shown in Figure 26. Data formats are selected using the format bits, FMT2 (pin 28), FMT1 (pin27), and FMT0 (pin26) as shown in Table 2. All formats require binary 2s complement, MSB-first audio data. Figure 25 shows a detailed timing diagram for the serial audio interface.

Table 2. Audio Data Format Selection

FMT2 PIN 28	FMT1 PIN 27	FMT0 PIN 26	FORMAT
LOW	LOW	LOW	16-bit standard format, right-justified
LOW	LOW	HIGH	20-bit standard format, right-justified
LOW	HIGH	LOW	24-bit standard format, right-justified
LOW	HIGH	HIGH	24-bit MSB-first, left-justified format
HIGH	LOW	LOW	16-bit I ² S format
HIGH	LOW	HIGH	24-bit I ² S format
HIGH	HIGH	LOW	Reserved
HIGH	HIGH	HIGH	Reserved






	PARAMETERS	MIN	MAX	UNITS
t(BCY)	BCK pulse cycle time	70		ns
t(BCL)	BCK pulse duration, LOW	30		ns
t(BCH)	BCK pulse duration, HIGH	30		ns
t(BL)	BCK rising edge to LRCK edge	10		ns
t(LB)	LRCK edge to BCK rising edge	10		ns
t(DS)	DATA setup time	10		ns
t(DH)	DATA hold time	10		ns
_	LRCK clock duty	50%	±2 bit c	locks


Figure 25. Audio Interface Timing







(2) Left Justified Data Format; L-Channel = HIGH, R-Channel = LOW



(3) I²S Data Format; L-Channel = LOW, R-Channel = HIGH




Figure 26. Audio Data Input Formats



FUNCTIONAL DESCRIPTIONS

Zero Detect

When the PCM1793 detects that the audio input data in the L-channel or R-channel is continuously zero for 1024 f_S, the PCM1793 sets ZEROL (pin 23) or ZEROR (pin 22) to HIGH.

Soft Mute

The PCM1793 supports mute operation. When MUTE (pin 4) is set to HIGH, both analog outputs are transitioned to the bipolar zero level in –0.5-dB steps with a transition speed of 1/f_S per step. This system provides pop-free muting of the DAC output.

De-Emphasis

The PCM1793 has de-emphasis filters for sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz. DEMP1 (pin 25) and DEMP0 (pin 24) select the sampling frequency for which de-emphasis filtering is performed, as shown in Table 3.

Table 3. De-Emphasis Control

DEMP1 PIN 25	DEMP0 PIN 24	DE-EMPHASIS FUNCTION
LOW	LOW	Disabled
LOW	HIGH	48 kHz
HIGH	LOW	44.1 kHz
HIGH	HIGH	32 kHz

TYPICAL CONNECTION DIAGRAM





Figure 27. Typical Application Circuit for Standard PCM Audio Operation



ANALOG OUTPUTS



NOTE: Example R and C values for $f_C = 77 \text{ kHz} - R_1$, R_2 : 1.8 $k\Omega$, R_3 , R_4 : 3.3 $k\Omega$, R_5 , R_6 : 680 Ω , C_1 : 1800 pF, C_2 , C_3 : 560 pF.

Figure 28. Typical Application for Analog Output Stage

Analog Output Level and LPF

The signal level of the DAC differential-voltage output $\{(V_{OUT}L+)-(V_{OUT}L-), (V_{OUT}R+)-(V_{OUT}R-)\}$ is 3.2 V p-p at 0 dB (full scale). The voltage output of the LPF is given by following equation:

$$V_{OUT} = 3.2 \text{ V p-p} \times (R_f/R_i)$$

Here, R_f is the feedback resistor in the LPF, and $R_3 = R_4$ in a typical application circuit. R_i is the input resistor in the LPF, and $R_1 = R_2$ in a typical application circuit.

Op Amp for LPF

An OPA2134 or 5532 type op amp is recommended for the LPF circuit to obtain the specified audio performance. Dynamic performance such as gain bandwidth, settling time, and slew rate of the op amp largely determines the audio dynamic performance of the LPF section. The input noise specification of the op amp should be considered to obtain a 113-dB S/N ratio.



Analog Gain of Balanced Amplifier

The DAC voltage outputs are followed by balanced amplifier stages, which sum the differential signals for each channel, creating a single-ended voltage output. In addition, the balanced amplifiers provide a third-order low-pass filter function, which band limits the audio output signal. The cutoff frequency and gain are determined by external R and C component values. In this case, the cutoff frequency is 77 kHz with a gain of 1.83. The output voltage for each channel is 5.9 V p-p, or 2.1 V rms.

THEORY OF OPERATION




Figure 29. Advanced Segment DAC

The PCM1793 uses TI's advanced segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The PCM1793 provides balanced voltage outputs.

Digital input data via the digital filter is separated into 6 upper bits and 18 lower bits. The 6 upper bits are converted to inverted complementary offset binary (ICOB) code. The lower 18 bits, associated with the MSB, are processed by a five-level third-order delta-sigma modulator operated at 64 f_S. The 1 level of the modulator is equivalent to the 1 LSB of the ICOB code converter. The data groups processed in the ICOB converter and third-order delta-sigma modulator are summed together to create an up-to-64-level digital code, and then processed by data-weighted averaging (DWA) to reduce the noise produced by element mismatch. The data of up to 64 levels from the DWA is converted to an analog output in the differential-current segment section.

This architecture overcomes the various drawbacks of conventional multibit processing and also achieves excellent dynamic performance.

CONSIDERATIONS FOR APPLICATION CIRCUITS

PCB Layout Guidelines

A typical PCB floor plan for the PCM1793 is shown in Figure 30. A ground plane is recommended, with the analog and digital sections being isolated from one another using a split or cut in the circuit board. The PCM1793 should be oriented with the digital I/O pins facing the ground plane split/cut to allow for short, direct connections to the digital audio interface and control signals originating from the digital section of the board. Separate power supplies are recommended for the digital and analog sections of the board. This prevents the switching noise present on the digital supply from contaminating the analog power supply and degrading the dynamic performance of the D/A converters. In cases where a common 5-V supply must be used for the analog and digital sections, an inductance (RF choke, ferrite bead) should be placed between the analog and digital 5-V supply connections to avoid coupling of the digital switching noise into the analog circuitry. Figure 31 shows the recommended approach for single-supply applications.






Figure 30. Recommended PCB Layout




Figure 31. Single-Supply PCB Layout

Bypass and Decoupling Capacitor Requirements

Various-sized decoupling capacitors can be used, with no special tolerances being required. All capacitors should be located as close as possible to the appropriate pins of the PCM1793 to reduce noise pickup from surrounding circuitry. Aluminum electrolytic capacitors that are designed for hi-fi audio applications are recommended for larger values, while metal film or monolithic ceramic capacitors are used for smaller values.



SLES076 - MARCH 2003

Post-LPF Design

By proper choice of the op amp and resistors used in the post-LPF circuit, excellent performance of the PCM1793 should be achieved. To obtain 0.001% THD+N, 113 dB signal-to-noise-ratio audio performance, the THD+N and input noise performance of the op amp must be considered. This is because the input noise of the op amp contributes directly to the output noise level of the application. The V_{OUT} pins of the PCM1793 and the input resistor of the post-LPF circuit should be connected as closely as possible.

Out-of-band noise level and attenuated sampling spectrum level are much lower than for typical delta-sigma type DACs due to the combination of a high-performance digital filter and advanced segment DAC architecture. The use of a second-order or third-order post-LPF is recommended for the post-LPF of the PCM1793. The cutoff frequency of the post-LPF depends on the application. For example, there are many sampling-rate operations such as $f_S = 44.1$ kHz on CDDA, $f_S = 96$ kHz on DVD-M, $f_S = 192$ kHz on DVD-A, $f_S = 64$ $f_S = 64$ on DSD (SACD).




MECHANICAL DATA

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. Falls within JEDEC MO-150

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated