



## 24-BIT, 192-kHz SAMPLING, ADVANCED SEGMENT, AUDIO STEREO DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- 24-Bit Resolution
- Analog Performance ( $V_{CC} = 5\text{ V}$ ):
  - Dynamic Range: 113 dB, Typical
  - SNR: 113 dB, Typical
  - THD+N: 0.001%, Typical
  - Full-Scale Output: 2.1 V RMS (at Postamp)
- Differential Voltage Output: 3.2 V<sub>p-p</sub>
- 8× Oversampling Digital Filter:
  - Stop-Band Attenuation: –82 dB
  - Pass-Band Ripple: ±0.002 dB
- Sampling Frequency: 10 kHz to 200 kHz
- System Clock: 128, 192, 256, 384, 512, or 768 f<sub>s</sub> With Autodetect
- Accepts 16-, 20-, and 24-Bit Audio Data
- Data Formats: Standard, I<sup>2</sup>S, and Left-Justified
- DSD Format Interface Available
- Optional Interface to External Digital Filter or DSP Available
- TDMCA or Serial Port (SPI/I<sup>2</sup>C)
- User-Programmable Mode Controls:
  - Digital Attenuation: 0 dB to –120 dB, 0.5 dB/Step
  - Digital De-Emphasis
  - Digital Filter Rolloff: Sharp or Slow
  - Soft Mute/PCM Format
  - Zero Detect Mute/PCM Format
  - Zero Flag for Each Output/PCM and DSD Formats
- Dual Supply Operation:
  - 5-V Analog, 3.3-V Digital

- 5-V Tolerant Digital Inputs
- Small 28-Lead SSOP Package, Lead-Free Product

### APPLICATIONS

- A/V Receivers
- DVD Movie Players
- SACD Player
- HDTV Receivers
- Car Audio Systems
- Digital Multitrack Recorders
- Other Applications Requiring 24-Bit Audio

### DESCRIPTION

The PCM1791A is a monolithic CMOS integrated circuit that includes stereo digital-to-analog converters and support circuitry in a small 28-lead SSOP package. The data converters use TI's advanced segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The PCM1791A provides balanced voltage outputs, allowing the user to optimize analog performance externally. The PCM1791A accepts PCM and DSD audio data formats, providing easy interfacing to audio DSP and decoder chips. The PCM1791A also accepts interface to external digital filter devices (DF1704, DF1706, PMD200). Sampling rates up to 200 kHz are supported. A full set of user-programmable functions is accessible through an SPI or I<sup>2</sup>C serial control port, which supports register write and readback functions. The PCM1791A also supports the time-division-multiplexed command and audio (TDMCA) data format.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	OPERATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
PCM1791ADB	28-lead SSOP	28DB	–25°C to 85°C	PCM1791A	PCM1791ADB	Tube
					PCM1791ADBR	Tape and reel

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		PCM1791A
Supply voltage	V <sub>CCF</sub> , V <sub>CCL</sub> , V <sub>CC</sub> C, V <sub>CC</sub> R	6.5 V
	V <sub>DD</sub>	4 V
Supply voltage differences: V <sub>CCF</sub> , V <sub>CCL</sub> , V <sub>CC</sub> C, and V <sub>CC</sub> R		±0.1 V
Ground voltage differences: AGNDF, AGNDL, AGNDC, AGNDR and DGND		±0.1 V
Digital input voltage	LRCK, DATA, BCK, SCK, MS <sup>(2)</sup> , MDI <sup>(2)</sup> , MC, MUTE, RST <sub>1</sub> , MSEL	–0.3 V to 6.5 V
	ZEROL, ZEROR, MDO, MS <sup>(3)</sup> , MDI <sup>(3)</sup>	–0.3 V to (V <sub>DD</sub> + 0.3 V)
Analog input voltage		–0.3 V to (V <sub>CC</sub> + 0.3 V)
Input current (any pins except supplies)		±10 mA
Ambient temperature under bias		–40°C to 125°C
Storage temperature		–55°C to 150°C
Junction temperature		150°C
Lead temperature (soldering)		260°C, 5 s
Package temperature (IR reflow, peak)		260°C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input mode or I<sup>2</sup>C mode.

(3) Output mode except for I<sup>2</sup>C mode.

## ELECTRICAL CHARACTERISTICS

all specifications at T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, V<sub>DD</sub> = 3.3 V, f<sub>S</sub> = 44.1 kHz, system clock = 256 f<sub>S</sub>, and 24-bit data, unless otherwise noted

PARAMETER	TEST CONDITIONS	PCM1791ADB			UNIT
		MIN	TYP	MAX	
RESOLUTION		24			Bits
DATA FORMAT (PCM Mode)					
Audio data interface format		Standard, I <sup>2</sup> S, left justified			
Audio data bit length		16-, 20-, 24-bit selectable			
Audio data format		MSB first, 2s complement			
f <sub>S</sub>	Sampling frequency	10200			kHz
System clock frequency		128, 192, 256, 384, 512, 768 f <sub>S</sub>			
DATA FORMAT (DSD Mode)					
Audio data interface format		DSD (Direct stream digital)			
Audio data bit length		1 Bit			
f <sub>S</sub>	Sampling frequency	f <sub>S</sub> = 44.1 kHz2.8224			MHz
System clock frequency		2.822411.2896			MHz

## ELECTRICAL CHARACTERISTICS (Continued)

all specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $f_S = 44.1\text{ kHz}$ , system clock =  $256 f_S$ , and 24-bit data, unless otherwise noted

PARAMETER		TEST CONDITIONS	PCM1791ADB			UNIT
			MIN	TYP	MAX	
DIGITAL INPUT/OUTPUT						
Logic family			TTL compatible			
V <sub>IH</sub>	Input logic level		2			VDC
V <sub>IL</sub>			0.8			
I <sub>IH</sub>	Input logic current	V <sub>IN</sub> = V <sub>DD</sub>	10			μA
I <sub>IL</sub>		V <sub>IN</sub> = 0 V	−10			
V <sub>OH</sub>	Output logic level	I <sub>OH</sub> = −2 mA	2.4			VDC
V <sub>OL</sub>		I <sub>OL</sub> = 2 mA	0.4			
I <sub>OHZ</sub>	High-impedance output logic current (1)	V <sub>OUT</sub> = V <sub>DD</sub>	10			μA
I <sub>OLZ</sub>		V <sub>OUT</sub> = 0 V	−10			
DYNAMIC PERFORMANCE (PCM MODE) (2)						
THD+N at V <sub>OUT</sub> = 0 dB		f <sub>S</sub> = 44.1 kHz	0.001%	0.002%		
		f <sub>S</sub> = 96 kHz	0.0015%			
		f <sub>S</sub> = 192 kHz	0.003%			
Dynamic range		EIAJ, A-weighted, f <sub>S</sub> = 44.1 kHz	110	113	dB	
		EIAJ, A-weighted, f <sub>S</sub> = 96 kHz		113		
		EIAJ, A-weighted, f <sub>S</sub> = 192 kHz		113		
Signal-to-noiseratio		EIAJ, A-weighted, f <sub>S</sub> = 44.1 kHz	110	113	dB	
		EIAJ, A-weighted, f <sub>S</sub> = 96 kHz		113		
		EIAJ, A-weighted, f <sub>S</sub> = 192 kHz		113		
Channelseparation		f <sub>S</sub> = 44.1 kHz	106	110	dB	
		f <sub>S</sub> = 96 kHz		110		
		f <sub>S</sub> = 192 kHz		109		
Level linearity error		V <sub>OUT</sub> = −120 dB		±1	dB	
DYNAMIC PERFORMANCE (DSD MODE) (2) (3)						
THD+N at V <sub>OUT</sub> = 0 dB		2.1 V rms	0.001%			
Dynamic range		−60 dB, EIAJ, A-weighted	113			dB
Signal-to-noiseratio		EIAJ, A-weighted	113			dB
ANALOG OUTPUT						
Gain error			−8	±3	8	% of FSR
Gain mismatch, channel-to-channel			−3	±0.5	3	% of FSR
Bipolar zero error		At BPZ	−2	±0.5	2	% of FSR
Differential output voltage (4)		Full scale (0 dB)	3.2			V p-p
Bipolar zero voltage (4)		At BPZ	1.4			V
Load impedance (4)		R <sub>1</sub> = R <sub>2</sub>	1.7			kΩ

(1) MDO pin

(2) Dynamic performance and DC accuracy are specified at the output of the postamplifier as shown in Figure 36. Analog performance specifications are measured using the System Two™ Cascade audio measurement system by Audio Precision™ in the averaging mode. For all sampling-frequency operations, measurement bandwidth is limited with a 20-kHz AES17 filter.

(3) Analog performance in the DSD mode is specified as the DSD modulation index of 100%. This is equivalent to PCM-mode performance when shifting down to the -6-dB output level at 44.1 kHz and  $64 \times f_S$ .


(4) These parameters are defined at the PCM1791A output pins. Load impedances,  $R_1$  and  $R_2$ , are input resistors of the postamplifier. They are defined as dc loads.

**ELECTRICAL CHARACTERISTICS (Continued)**all specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $f_S = 44.1\text{ kHz}$ , system clock =  $256 f_S$ , and 24-bit data, unless otherwise noted

PARAMETER		TEST CONDITIONS	PCM1791ADB			UNIT
			MIN	TYP	MAX	
DIGITAL FILTER PERFORMANCE						
De-emphasis error			±0.1			dB
FILTER CHARACTERISTICS-1: SHARP ROLL OFF						
Pass band		±0.002 dB	0.454 f <sub>S</sub>			
		−3 dB	0.49 f <sub>S</sub>			
Stop band			0.546 f <sub>S</sub>			
Pass-band ripple			±0.002			dB
Stop-bandattenuation		Stop band = 0.546 f <sub>S</sub>	−75			dB
		Stop band = 0.567 f <sub>S</sub>	−82			
Delay time			29/f <sub>S</sub>			s
FILTER CHARACTERISTICS-2: SLOW ROLL OFF						
Pass band		±0.04 dB	0.274 f <sub>S</sub>			
		−3 dB	0.454 f <sub>S</sub>			
Stop band			0.732 f <sub>S</sub>			
Pass-band ripple			±0.002			dB
Stop-bandattenuation		Stop band = 0.732 f <sub>S</sub>	−82			dB
Delay time			29/f <sub>S</sub>			s
POWER SUPPLY REQUIREMENTS						
V <sub>DD</sub>	Voltage range		3	3.3	3.6	VDC
V <sub>CC</sub>			4.5	5	5.5	VDC
I <sub>DD</sub>	Supply current (1)	f <sub>S</sub> = 44.1 kHz	6.5			mA
		f <sub>S</sub> = 96 kHz	13			
		f <sub>S</sub> = 192 kHz	26			
I <sub>CC</sub>	Supply current (1)	f <sub>S</sub> = 44.1 kHz	14			mA
		f <sub>S</sub> = 96 kHz	15			
		f <sub>S</sub> = 192 kHz	16			
Power dissipation (1)		f <sub>S</sub> = 44.1 kHz	90			mW
		f <sub>S</sub> = 96 kHz	120			
		f <sub>S</sub> = 192 kHz	170			
TEMPERATURE RANGE						
Operationtemperature			−25	85		°C
θ <sub>JA</sub>	Thermal resistance	28-pin SSOP	100			°C/W

(1) Input is BPZ data.

## PIN ASSIGNMENTS



## Terminal Functions

TERMINAL NAME	PIN	I/O	DESCRIPTIONS
AGNDC	16	–	Analog ground (internal bias and current DAC)
AGNDF	9	–	Analog ground (DACFF)
AGNDL	19	–	Analog ground (L-channel I/V)
AGNDR	11	–	Analog ground (R-channel I/V)
BCK	2	I	Bit clock input. Connected to GND for DSD mode <sup>(1)</sup>
DATA	3	I	Serial audio data input for normal operation. L-channel audio data input for external DF and DSD modes <sup>(1)</sup>
DGND	8	–	Digital ground
LRCK	1	I	Left and right clock ( $f_S$ ) input for normal operation. WDCK clock input in external DF mode. R-channel audio data for DSD mode <sup>(1)</sup>
MC	27	I	Shift clock for function control register <sup>(1)</sup>
MDI	26	I/O	Serial data input for function control register <sup>(2)</sup>
MDO	25	O	Serial data output for function control register <sup>(3)</sup>
MS	28	I/O	Mode control chip select and latch signal <sup>(4)</sup>
MSEL	24	I	I <sup>2</sup> C/SPI select <sup>(1)</sup>
MUTE	4	I	Analog output mute control for normal operation. R-channel audio data input for external DF mode <sup>(1)</sup>
$\overline{\text{RST}}$	6	I	Reset <sup>(1)</sup>
SCK	5	I	System clock input. BCK (64 $f_S$ ) clock input for DSD mode <sup>(1)</sup>
V <sub>CC</sub> C	15	–	Analog power supply (internal bias and current DAC), 5 V
V <sub>CC</sub> F	21	–	Analog power supply (DACFF), 5 V
V <sub>CC</sub> L	20	–	Analog power supply (L-channel I/V), 5 V
V <sub>CC</sub> R	10	–	Analog power supply (R-channel I/V), 5 V
V <sub>COM</sub>	14	–	Internal bias decoupling pin
V <sub>DD</sub>	7	–	Digital power supply, 3.3 V
V <sub>OUT</sub> L+	17	O	L-channel analog voltage output +
V <sub>OUT</sub> L–	18	O	L-channel analog voltage output –
V <sub>OUT</sub> R+	13	O	R-channel analog voltage output +
V <sub>OUT</sub> R–	12	O	R-channel analog voltage output –
ZEROL	23	O	Zero flag for L-channel
ZEROR	22	O	Zero flag for R-channel


<sup>(1)</sup> Schmitt-trigger input, 5-V tolerant

<sup>(2)</sup> Schmitt-trigger input and output. 5-V tolerant input. In I<sup>2</sup>C mode, this pin becomes an open-drain 3-state output; otherwise, this pin is a CMOS output.

<sup>(3)</sup> 3-state output

<sup>(4)</sup> Schmitt-trigger input and output. 5-V tolerant input and CMOS output

## FUNCTIONAL BLOCK DIAGRAM



## TYPICAL PERFORMANCE CURVES

## DIGITAL FILTER

## Digital Filter Response




Figure 1. Frequency Response, Sharp Rolloff




Figure 2. Pass-Band Ripple, Sharp Rolloff




Figure 3. Frequency Response, Slow Rolloff




Figure 4. Transition Characteristics, Slow Rolloff



## De-Emphasis Error




Figure 5




Figure 6




Figure 7




Figure 8

De-Emphasis Error (Continued)




Figure 9




Figure 10

## ANALOG DYNAMIC PERFORMANCE

### Supply Voltage Characteristics




Figure 11




Figure 12




Figure 13




Figure 14

NOTE: All specifications at  $V_{DD} = 3.3 \text{ V}$ ,  $V_{CC} = 5 \text{ V}$ .

Temperature Characteristics




Figure 15




Figure 16




Figure 17




Figure 18

NOTE: All specifications at VDD = 3.3 V, VCC = 5 V.

## Temperature Characteristics (continued)




Figure 19. –60-dB Output Spectrum, BW = 20 kHz




Figure 20. –60-dB Output Spectrum, BW = 100 kHz




Figure 21. THD+N vs Input Level, PCM Mode

NOTE: All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $V_{CC} = 5\text{ V}$ ,  $\text{SCK} = 256f_S$  ( $f_S = 44.1\text{ kHz}$ ), and 24-bit input data.

## Temperature Characteristics (continued)




Figure 22. -60-dB Output Spectrum, DSD Mode, FIR-2




Figure 23. THD+N vs Input Level, DSD Mode, FIR-2

NOTE: All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $V_{CC} = 5\text{ V}$ .

## SYSTEM CLOCK AND RESET FUNCTIONS

### System Clock Input

The PCM1791A requires a system clock for operating the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the SCK input (pin 5). The PCM1791A has a system clock detection circuit that automatically senses if the system clock is operating between  $128 f_S$  and  $768 f_S$ . Table 1 shows examples of system clock frequencies for common audio sampling rates. If the oversampling rate of the delta-sigma modulator is selected as  $128 f_S$ , the system clock frequency is over  $256 f_S$ .


Figure 24 shows the timing requirements for the system clock input. For optimal performance, it is important to use a clock source with low phase jitter and noise. One of the Texas Instruments' PLL1700 family of multiclock generators is an excellent choice for providing the PCM1791A system clock.

**Table 1. System Clock Rates for Common Audio Sampling Frequencies**

SAMPLING FREQUENCY	SYSTEM CLOCK FREQUENCY ( $f_{SCLK}$ ) (MHz)					
	$128 f_S$	$192 f_S$	$256 f_S$	$384 f_S$	$512 f_S$	$768 f_S$
32 kHz	4.096 <sup>(1)</sup>	6.144 <sup>(1)</sup>	8.192	12.288	16.384	24.576
44.1 kHz	5.6488 <sup>(1)</sup>	8.4672	11.2896	16.9344	22.5792	33.8688
48 kHz	6.144 <sup>(1)</sup>	9.216	12.288	18.432	24.576	36.864
96 kHz	12.288	18.432	24.576	36.864	49.152 <sup>(1)</sup>	73.728 <sup>(1)</sup>
192 kHz	24.576	36.864	49.152 <sup>(1)</sup>	73.728 <sup>(1)</sup>	(2)	(2)

(1) This system clock rate is not supported in I<sup>2</sup>C fast mode.

(2) This system clock rate is not supported for the given sampling frequency.



PARAMETERS		MIN	MAX	UNITS
$t(SCKH)$	System clock pulse duration, HIGH	5		ns
$t(SCKL)$	System clock pulse duration, LOW	5		ns

**Figure 24. System Clock Input Timing**

### Power-On and External Reset Functions

The PCM1791A includes a power-on reset function. Figure 25 shows the operation of this function. With  $V_{DD} > 2$  V, the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time  $V_{DD} > 2$  V. After the initialization period, the PCM1791A is set to its default reset state, as described in the *MODE CONTROL REGISTERS* section of this data sheet.

The PCM1791A also includes an external reset capability using the  $\overline{RST}$  input (pin 6). This allows an external controller or master reset circuit to force the PCM1791A to initialize to its default reset state.

Figure 26 shows the external reset operation and timing. The  $\overline{RST}$  pin is set to logic 0 for a minimum of 20 ns. The  $\overline{RST}$  pin is then set to a logic 1 state, thus starting the initialization sequence, which requires 1024 system clock periods. The external reset is especially useful in applications where there is a delay between the PCM1791A power up and system clock activation.




Figure 25. Power-On Reset Timing




Figure 26. External Reset Timing



## AUDIO DATA INTERFACE

### Audio Serial Interface


The audio interface port is a 3-wire serial port. It includes LRCK (pin 1), BCK (pin 2), and DATA (pin 3). BCK is the serial audio bit clock, and it is used to clock the serial data present on DATA into the serial shift register of the audio interface. Serial data is clocked into the PCM1791A on the rising edge of BCK. LRCK is the serial audio left/right word clock.

The PCM1791A requires the synchronization of LRCK and the system clock, but does not need a specific phase relationship between LRCK and the system clock.

If the relationship between LRCK and system clock changes more than  $\pm 6$  BCK, internal operation is initialized within  $1/f_S$  and analog outputs are forced to the bipolar zero level until resynchronization between LRCK and the system clock is completed.

### PCM Audio Data Formats and Timing

The PCM1791A supports industry-standard audio data formats, including standard right-justified, I<sup>2</sup>S, and left-justified. The data formats are shown in Figure 28. Data formats are selected using the format bits, FMT[2:0], in control register 18. The default data format is 24-bit I<sup>2</sup>S. All formats require binary 2s complement, MSB-first audio data. Figure 27 shows a detailed timing diagram for the serial audio interface.



PARAMETERS		MIN	MAX	UNITS
t(BCY)	BCK pulse cycle time	70		ns
t(BCL)	BCK pulse duration, LOW	30		ns
t(BCH)	BCK pulse duration, HIGH	30		ns
t(BL)	BCK rising edge to LRCK edge	10		ns
t(LB)	LRCK edge to BCK rising edge	10		ns
t(DS)	DATA setup time	10		ns
t(DH)	DATA hold time	10		ns
—	LRCK clock data	50% $\pm$ 2 bit clocks		

Figure 27. Timing of Audio Interface




**(1) Standard Data Format (Right Justified) ; L-Channel = HIGH, R-Channel = LOW**

**(2) Left Justified Data Format; L-Channel = HIGH, R-Channel = LOW**

**(3) I<sup>2</sup>S Data Format; L-Channel = LOW, R-Channel = HIGH**


Figure 28. Audio Data Input Formats

## **External Digital Filter Interface and Timing**

The PCM1791A supports an external digital filter interface comprising a 3- or 4-wire synchronous serial port, which allows the use of an external digital filter. External filters include the Texas Instruments DF1704 and DF1706, the Pacific Microsonics PMD200, or a programmable digital signal processor.

In the external DF mode, LRCK (pin 1), BCK (pin 2) and DATA (pin 3) are defined as WDCK, the word clock; BCK, the bit clock; and DATA, the monaural data. The external digital filter interface is selected by using the DFTH bit of control register 20, which functions to bypass the internal digital filter of the PCM1791A.

When the DFMS bit of control register 18 is set, the PCM1791A can process stereo data. In this case, ZEROL (pin 23) and ZEROR (pin 22) are defined as L-channel data and R-channel data, respectively.

Detailed information for the external digital filter interface mode is provided in the *APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE* section of this data sheet.

## **Direct Stream Digital (DSD) Format Interface and Timing**

The PCM1791A supports the DSD-format interface operation, which includes out-of-band noise filtering using an internal analog FIR filter. For DSD operation, SCK (pin 5) is redefined as BCK, DATA (pin 3) as DATAL (left-channel audio data), and LRCK (pin 1) as DATAR (right-channel audio data). BCK (pin 2) must be forced low in the DSD mode. The DSD-format interface is activated by setting the DSD bit of control register 20.

Detailed information for the DSD mode is provided in the *APPLICATION FOR DSD-FORMAT (DSD MODE) INTERFACE* section of this data sheet.

## **TDMCA Interface**

The PCM1791A supports the time-division-multiplexed command and audio (TDMCA) data format to enable control of and communication with a number of external devices over a single serial interface.

Detailed information for the TDMCA format is provided in the *Application for TDMCA Format* section of this data sheet.

## FUNCTION DESCRIPTIONS

### Zero Detect

The PCM1791A has a zero-detect function. When the PCM1791A detects the zero conditions as shown in Table 2, the PCM1791A sets ZEROL (pin 23) and ZEROR (pin 22) to HIGH.

**Table 2. Zero Conditions**

MODE		DETECTING CONDITION AND TIME
PCM		DATA is continuously LOW for 1024 LRCKs.
External DF mode		DATA is continuously LOW for $8 \times 1024$ WDCKs.
DSD	DZ0	There are an equal number of 1s and 0s in every 8 bits of DSD input data for 23 ms.
	DZ1	The input data is 1001 0110 continuously for 23 ms.

### Soft mute

The PCM1791A supports the mute operation by both hardware and software control. When MUTE (pin 4) is set to HIGH, or the MUTE bit in mode register 18 is set to 1, both analog outputs are attenuated to the bipolar zero level in a series of  $-0.5$  dB steps. The duration of the steps is controlled by the setting of the ATS0 and ATS1 bits in mode register 19.

### Serial Control Interface

The PCM1791A supports SPI and I<sup>2</sup>C by setting mode control registers as shown in Table 4. The serial control interface is selected by MSEL (pin 24); SPI is activated when MSEL is set to LOW, and I<sup>2</sup>C is activated when MSEL is set to HIGH.

### SPI Interface

The SPI interface is a 4-wire synchronous serial port which operates asynchronously to the serial audio interface and the system clock (SCK). The serial control interface is used to program and read the on-chip mode registers. The control interface includes MDO (pin 25), MDI (pin 26), MC (pin 27), and  $\overline{MS}$  (pin 28). MDO is the serial data output, used to read back the values of the mode registers; MDI is the serial data input, used to program the mode registers; MC is the serial bit clock, used to shift data in and out of the control port, and  $\overline{MS}$  is the mode control used to enable the internal mode register access.

### Register Read/Write Operation

All read/write operations for the serial control port use 16-bit data words. Figure 29 shows the control data word format. The most significant bit is the read/write ( $R/\overline{W}$ ) bit. For write operations, the  $R/\overline{W}$  bit must be set to 0. For read operations, the  $R/\overline{W}$  bit must be set to 1. There are seven bits, labeled  $IDX[6:0]$ , that hold the register index (or address) for the read and write operations. The least significant eight bits,  $D[7:0]$ , contain the data to be written to, or the data that was read from, the register specified by  $IDX[6:0]$ .

Figure 30 shows the functional timing diagram for writing or reading the serial control port.  $\overline{MS}$  is held at a logic 1 state until a register needs to be written or read. To start the register write or read cycle,  $\overline{MS}$  is set to logic 0. Sixteen clocks are then provided on MC, corresponding to the 16 bits of the control data word on MDI and readback data on MDO. After the eighth clock cycle has completed, the data from the indexed-mode control register appears on MDO during the read operation. After the sixteenth clock cycle has completed, the data is latched into the indexed-mode control register during the write operation. To write or read subsequent data,  $\overline{MS}$  must be set to 1 once.






Figure 29. Control Data Word Format for MDI



NOTE: Bit 15 is used for selection of write or read. Setting  $\overline{R/W} = 0$  indicates a write, while  $\overline{R/W} = 1$  indicates a read. Bits 14–8 are used for the register address. Bits 7–0 are used for register data.

Figure 30. Serial Control Format



PARAMETER	MIN	MAX	UNITS
$t(MCY)$ MC pulse cycle time	100		ns
$t(MCL)$ MC low-level time	40		ns
$t(MCH)$ MC high-level time	40		ns
$t(MHH)$ $\overline{MS}$ high-level time	80		ns
$t(MLS)$ $\overline{MS}$ falling edge to MC rising edge	15		ns
$t(MLH)$ $\overline{MS}$ hold time <sup>(1)</sup>	15		ns
$t(MDH)$ MDI hold time	15		ns
$t(MDS)$ MDI setup time	15		ns
$t(MOS)$ MC falling edge to MDO stable		30	ns

<sup>(1)</sup> MC rising edge for LSB to  $\overline{MS}$  rising edge

Figure 31. Control Interface Timing

## I<sup>2</sup>C Interface

The PCM1791A supports the I<sup>2</sup>C serial bus and the data transmission protocol for standard and fast mode as a slave device. This protocol is explained in I<sup>2</sup>C specification 2.0.

In I<sup>2</sup>C mode, the control terminals are changed as follows.

TERMINAL NAME	TDMCA NAME	PROPERTY	DESCRIPTION
$\overline{\text{MS}}$	ADR0	Input	I <sup>2</sup> C address 0
MUTE	ADR1	Input	I <sup>2</sup> C address 1
MC	SCL	Input	I <sup>2</sup> C clock
MDI	SDA	Input/output	I <sup>2</sup> C data


## Slave Address

MSB					LSB		
1	0	0	1	1	ADR1	ADR0	R/ $\overline{\text{W}}$

The PCM1791A has 7 bits for its own slave address. The first five bits (MSBs) of the slave address are factory preset to 10011. The next two bits of the address byte are the device select bits, which can be user-defined by the ADR1 and ADR0 terminals. A maximum of four PCM1791As can be connected on the same bus at one time. Each PCM1791A responds when it receives its own slave address.

## Packet Protocol

A master device must control packet protocol, which consists of start condition, slave address, read/write bit, data if write or acknowledge if read, and stop condition. The PCM1791A supports only slave receivers and slave transmitters.



### Write operation

M	M	M	S	M	S	M	S	M	S	M
S	Slave address	R/ $\overline{\text{W}}$	ACK	DATA	ACK	DATA	ACK	...	ACK	P


### Read operation

M	M	M	S	Slave	M	S	M	S	M	M
S	Slave address	R/ $\overline{\text{W}}$	ACK	DATA	ACK	DATA	ACK	...	NACK	P

**Figure 32. Basic I<sup>2</sup>C Framework**

## Write Register


A master can write to any PCM1791A registers using single or multiple accesses. The master sends a PCM1791A slave address with a write bit, a register address, and the data. If multiple access is required, the address is that of the starting register, followed by the data to be transferred. When the data are received properly, the index register is incremented automatically by 1 following each transfer. When the index register reaches 0x7F, the next value is 0x0. When undefined registers are accessed, the PCM1791A does not send an acknowledgement. Figure 33 is a diagram of the write operation.



**Figure 33. Write Operation**

## Read Register

A master can read the PCM1791A register which points to the address to be read. The value of the register address is stored in an indirect index register. The master sends a PCM1791A slave address with a read bit after storing the register address. Then the PCM1791A transfers the data which the index register points to. When the data are transferred during a multiple access, the index register is incremented by 1 automatically. (When first going into read mode immediately following a write, the index register is not incremented. The master can read the register that was previously written.) When the index register reaches 0x7F, the next value is 0x0. The PCM1791A outputs some data when the index register is 0x10 to 0x1F, even if it is not defined in Table 4. Figure 34 is a diagram of the read operation.



NOTE: The slave address after the repeat start condition must be the same as the previous slave address.


**Figure 34. Read Operation**

## Noise Suppression

The PCM1791A incorporates noise suppression using the system clock (SCK). However, there must be no more than two noise spikes in 600 ns. The noise suppression works for SCK frequencies between 8 MHz and 40 MHz in fast mode. However, it works incorrectly in the particular following conditions.

### Case 1:


1.  $t_{(SCK)} > 120 \text{ ns}$  ( $t_{(SCK)}$ : period of SCK)
2.  $t_{(HI)} + t_{(D-HD)} < t_{(SCK)} \times 5$
3. Spike noise exists on the first half of the SCL HIGH pulse.
4. Spike noise exists on the SDA HIGH pulse just before SDA goes LOW.



When these conditions occur at the same time, the data is recognized as LOW.

**Case 2:**


1.  $t_{(SCK)} > 120 \text{ ns}$
2.  $t_{(S-HD)}$  or  $t_{(RS-HD)} < t_{(SCK)} \times 5$
3. Spike noise exists on both SCL and SDA during the hold time.



When these conditions occur at the same time, the PCM1791A fails to detect a start condition.

**Case 3:**


1.  $t_{(SCK)} < 50 \text{ ns}$
2.  $t_{(SP)} > t_{(SCK)}$
3. Spike noise exists on SCL just after SCL goes LOW.
4. Spike noise exists on SDA just before SCL goes LOW.



When these conditions occur at the same time, the PCM1791A erroneously detects a start or stop condition.



## TIMING DIAGRAM



## TIMING CHARACTERISTICS

PARAMETER		CONDITIONS	MIN	MAX	UNIT
$f(\text{SCL})$	SCL clock frequency	Standard		100	kHz
		Fast		400	
$t(\text{BUF})$	Bus free time between stop and start conditions	Standard	4.7		$\mu\text{s}$
		Fast	1.3		
$t(\text{LOW})$	Low period of the SCL clock	Standard	4.7		$\mu\text{s}$
		Fast	1.3		
$t(\text{HI})$	High period of the SCL clock	Standard	4		$\mu\text{s}$
		Fast	600		
$t(\text{RS-SU})$	Setup time for (repeated) start condition	Standard	4.7		$\mu\text{s}$
		Fast	600		
$t(\text{S-HD})$	Hold time for (repeated) start condition	Standard	4		$\mu\text{s}$
		Fast	600		
$t(\text{D-SU})$	Data setup time	Standard	250		ns
		Fast	100		
$t(\text{D-HD})$	Data hold time	Standard	0	900	ns
		Fast	0	900	
$t(\text{SCL-R})$	Rise time of SCL signal	Standard	$20 + 0.1 C_B$	1000	ns
		Fast	$20 + 0.1 C_B$	300	
$t(\text{SCL-R1})$	Rise time of SCL signal after a repeated start condition and after an acknowledge bit	Standard	$20 + 0.1 C_B$	1000	ns
		Fast	$20 + 0.1 C_B$	300	
$t(\text{SCL-F})$	Fall time of SCL signal	Standard	$20 + 0.1 C_B$	1000	ns
		Fast	$20 + 0.1 C_B$	300	
$t(\text{SDA-R})$	Rise time of SDA signal	Standard	$20 + 0.1 C_B$	1000	ns
		Fast	$20 + 0.1 C_B$	300	
$t(\text{SDA-F})$	Fall time of SDA signal	Standard	$20 + 0.1 C_B$	1000	ns
		Fast	$20 + 0.1 C_B$	300	
$t(\text{P-SU})$	Setup time for stop condition	Standard	4		$\mu\text{s}$
		Fast	600		
$C(B)$	Capacitive load for SDA and SCL lines			400	pF
$t(\text{SP})$	Pulse duration of suppressed spike	Fast		50	ns
$V_{\text{NH}}$	Noise margin at high level for each connected device (including hysteresis)	Standard			V
		Fast	$0.2 V_{\text{DD}}$		

## MODE CONTROL REGISTERS

### User-Programmable Mode Controls

The PCM1791A includes a number of user-programmable functions which are accessed via mode control registers. The registers are programmed using the serial control interface, which was previously discussed in this data sheet. Table 3 lists the available mode-control functions, along with their default reset conditions and associated register index.

**Table 3. User-Programmable Function Controls**

FUNCTION	DEFAULT	REGISTER	BIT	PCM	DSD	DF BYPASS
Digital attenuation control 0 dB to –120 dB and mute, 0.5 dB/step	0 dB	Register 16 Register 17	ATL[7:0] (for L-ch) ATR[7:0] (for R-ch)	yes		
Attenuation load control Disabled, enabled	Attenuation disabled	Register 18	ATLD	yes		
Input audio data format selection 16-, 20-, 24-bit standard (right-justified) format 24-bit MSB-first left-justified format 16-/24-bit I <sup>2</sup> S format	24-bit I <sup>2</sup> S format	Register 18	FMT[2:0]	yes		yes
Sampling rate selection for de-emphasis Disabled, 44.1 kHz, 48 kHz, 32 kHz	De-emphasis disabled	Register 18	DMF[1:0]	yes	yes <sup>(1)</sup>	
De-emphasis control Disabled, enabled	De-emphasis disabled	Register 18	DME	yes		
Soft mute control Mute disabled, enabled	Mute disabled	Register 18	MUTE	yes		
Output phase reversal Normal, reverse	Normal	Register 19	REV	yes	yes	yes
Attenuation speed selection $\times 1 f_s$ , $\times (1/2) f_s$ , $\times (1/4) f_s$ , $\times (1/8) f_s$	$\times 1 f_s$	Register 19	ATS[1:0]	yes		
DAC operation control Enabled, disabled	DAC operation enabled	Register 19	OPE	yes	yes	yes
Digital filter rolloff selection Sharp rolloff, slow rolloff	Sharp rolloff	Register 19	FLT	yes		
Infinite zero mute control Disabled, enabled	Disabled	Register 19	INZD	yes		yes
System reset control Reset operation, normal operation	Normal operation	Register 20	SRST	yes	yes	yes
DSD interface mode control DSD enabled, disabled	Disabled	Register 20	DSD		yes	
Digital-filter bypass control DF enabled, DF bypass	DF enabled	Register 20	DFTB			yes
Monaural mode selection Stereo, monaural	Stereo	Register 20	MONO	yes	yes	yes
Channel selection for monaural mode data L-channel, R-channel	L-channel	Register 20	CHSL	yes	yes	yes
Delta-sigma oversampling rate selection $\times 64 f_s$ , $\times 128 f_s$ , $\times 32 f_s$	$\times 64 f_s$	Register 20	OS[1:0]	yes	yes <sup>(2)</sup>	yes
PCM zero output enable	Enabled	Register 21	PCMZ	yes		yes
DSD zero output enable	Disabled	Register 21	DZ[1:0]		yes	
<b>Function Available Only for Read</b>						
Zero detection flag Not zero, zero detected	Not zero = 0 Zero detected = 1	Register 22	ZFGL (for L-ch) ZFGR (for R-ch)	yes	yes	yes
Device ID (at TDMCA)	–	Register 23	ID[4:0]	yes	yes	

(1) When in DSD mode, DMF[0:1] is defined as DSD filter (analog FIR) performance selection.

(2) When in DSD mode, OS[0:1] is defined as DSD filter (analog FIR) operation rate selection.

## Register Map

The mode control register map is shown in Table 4. Registers 16–21 include an  $R/\overline{W}$  bit, which determines whether a register read ( $R/\overline{W} = 1$ ) or write ( $R/\overline{W} = 0$ ) operation is performed. Registers 22 and 23 are read-only.

**Table 4. Mode Control Register Map**

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 16	$R/\overline{W}$	0	0	1	0	0	0	0	ATL7	ATL6	ATL5	ATL4	ATL3	ATL2	ATL1	ATL0
Register 17	$R/\overline{W}$	0	0	1	0	0	0	1	ATR7	ATR6	ATR5	ATR4	ATR3	ATR2	ATR1	ATR0
Register 18	$R/\overline{W}$	0	0	1	0	0	1	0	ATLD	FMT2	FMT1	FMT0	DMF1	DMF0	DME	MUTE
Register 19	$R/\overline{W}$	0	0	1	0	0	1	1	REV	ATS1	ATS0	OPE	RSV	RSV	FLT	INZD
Register 20	$R/\overline{W}$	0	0	1	0	1	0	0	RSV	SRST	DSD	DFTH	MONO	CHSL	OS1	OS0
Register 21	$R/\overline{W}$	0	0	1	0	1	0	1	RSV	RSV	RSV	RSV	RSV	DZ1	DZ0	PCMZ
Register 22	R	0	0	1	0	1	1	0	RSV	RSV	RSV	RSV	RSV	RSV	ZFGR	ZFGL
Register 23	R	0	0	1	0	1	1	1	RSV	RSV	RSV	ID4	ID3	ID2	ID1	ID0

## Register Definitions

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 16	$R/\overline{W}$	0	0	1	0	0	0	0	ATL7	ATL6	ATL5	ATL4	ATL3	ATL2	ATL1	ATL0
Register 17	$R/\overline{W}$	0	0	1	0	0	0	1	ATR7	ATR6	ATR5	ATR4	ATR3	ATR2	ATR1	ATR0

### $R/\overline{W}$ : Read/Write Mode Select

When  $R/\overline{W} = 0$ , a write operation is performed.

When  $R/\overline{W} = 1$ , a read operation is performed.

Default value: 0

### ATx[7:0]: Digital Attenuation Level Setting

Default value: 1111 1111b

Each DAC output has a digital attenuator associated with it. The attenuator can be set from 0 dB to –120 dB, in 0.5-dB steps. Alternatively, the attenuator can be set to infinite attenuation (or mute).

The attenuation data for each channel can be set individually. However, the data load control (the ATLD bit of control register 18) is common to both attenuators. ATLD must be set to 1 in order to change an attenuator setting. The attenuation level can be set using the following formula:

$$\text{Attenuation level (dB)} = 0.5 \text{ dB} \cdot (\text{ATx}[7:0]_{\text{DEC}} - 255)$$

where  $\text{ATx}[7:0]_{\text{DEC}} = 0$  through 255

For  $\text{ATx}[7:0]_{\text{DEC}} = 0$  through 14, the attenuator is set to infinite attenuation. The following table shows attenuation levels for various settings:

ATx[7:0]	Decimal Value	Attenuation Level Setting
1111 1111b	255	0 dB, no attenuation (default)
1111 1110b	254	–0.5 dB
1111 1101b	253	–1.0 dB
⋮	⋮	⋮
0001 0000b	16	–119.5 dB
0000 1111b	15	–120.0 dB
0000 1110b	14	Mute
⋮	⋮	⋮
0000 0000b	0	Mute

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 18	R/W	0	0	1	0	0	1	0	ATLD	FMT2	FMT1	FMT0	DMF1	DMF0	DME	MUTE

**R/W: Read/Write Mode Select**

When  $R/\overline{W} = 0$ , a write operation is performed.

When  $R/\overline{W} = 1$ , a read operation is performed.

Default value: 0

**ATLD: Attenuation Load Control**

This bit is available for read and write.

Default value: 0

ATLD = 0	Attenuation control disabled (default)
ATLD = 1	Attenuation control enabled

The ATLD bit is used to enable loading of the attenuation data contained in registers 16 and 17. When ATLD = 0, the attenuation settings remain at the previously programmed levels, ignoring new data loaded into registers 16 and 17. When ATLD = 1, attenuation data written to registers 16 and 17 is loaded normally.

**FMT[2:0]: Audio Interface Data Format**

Default value: 101

FMT[2:0]	Audio Data Format Selection
000	16-bit standard format, right-justified data
001	20-bit standard format, right-justified data
010	24-bit standard format, right-justified data
011	24-bit MSB-first, left-justified format data
100	16-bit I <sup>2</sup> S format data
101	24-bit I <sup>2</sup> S format data (default)
110	Reserved
111	Reserved

The FMT[2:0] bits are used to select the data format for the serial audio interface.

For the external digital filter interface mode (DFTH mode), this register is operated as shown in the *APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE* section of this data sheet.

**DMF[1:0]: Sampling Frequency Selection for the De-Emphasis Function**

Default value: 00

DMF[1:0]	De-Emphasis Sampling Frequency Selection
00	Disabled (default)
01	48 kHz
10	44.1 kHz
11	32 kHz

The DMF[1:0] bits are used to select the sampling frequency used by the digital de-emphasis function when it is enabled by setting the DME bit. The de-emphasis curves are shown in the *TYPICAL PERFORMANCE CURVES* section of this data sheet.

For the DSD mode, analog FIR filter performance can be selected using this register. Filter response plots are shown in the *TYPICAL PERFORMANCE CURVES* section of this data sheet. A register map is shown in the *Configuration for the DSD Interface Mode* section of this data sheet.

### DME: Digital De-Emphasis Control

Default value: 0

For the DSD mode, DME must be set to 1.

DME = 0	De-emphasis disabled (default)
DME = 1	De-emphasis enabled

The DME bit is used to enable or disable the de-emphasis function for both channels.

### MUTE: Soft Mute Control

Default value: 0

MUTE = 0	MUTE disabled (default)
MUTE = 1	MUTE enabled

The MUTE bit is used to enable or disable the soft mute function for both channels.

Soft mute is operated as a 256-step attenuator. The speed for each step to  $-\infty$  dB (mute) is determined by the attenuation rate selected in the ATS register.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 19	R/W	0	0	1	0	0	1	1	REV	ATS1	ATS0	OPE	RSV	RSV	FLT	INZD

### R/W: Read/Write Mode Select

When  $R/\overline{W} = 0$ , a write operation is performed.

When  $R/\overline{W} = 1$ , a read operation is performed.

Default value: 0

### REV: Output Phase Reversal

Default value: 0

REV = 0	Normal output (default)
REV = 1	Inverted output

The REV bit is used to invert the output phase for both channels.

### ATS[1:0]: Attenuation Rate Select

Default value: 00

ATS[1:0]	Attenuation Rate Selection
00	PLRCK (default)
01	PLRCK/2
10	PLRCK/4
11	PLRCK/8

The ATS[1:0] bits are used to select the rate at which the attenuator is decremented/incremented during level transitions.

### OPE: DAC Operation Control

Default value: 0

OPE = 0	DAC operation enabled (default)
OPE = 1	DAC operation disabled

The OPE bit is used to enable or disable the analog output for both channels. Disabling the analog outputs forces them to the bipolar zero level (BPZ) even if digital audio data is present on the input.

**FLT: Digital Filter Rolloff Control**

Default value: 0

FLT = 0	Sharp rolloff (default)
FLT = 1	Slow rolloff

The FLT bit is used to select the digital filter rolloff characteristic. The filter responses for these selections are shown in the *TYPICAL PERFORMANCE CURVES* section of this data sheet.

**INZD: Infinite Zero Detect Mute Control**

Default value: 0

INZD = 0	Infinite zero detect mute disabled (default)
INZD = 1	Infinite zero detect mute enabled

The INZD bit is used to enable or disable the zero detect mute function. Setting INZD to 1 forces muted analog outputs to hold a bipolar zero level when the PCM1791A detects a zero condition in both channels. The infinite zero detect mute function is disabled in the DSD mode.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 20	R/W	0	0	1	0	1	0	0	RSV	SRST	DSD	DFTH	MONO	CHSL	OS1	OS0

**R/W: Read/Write Mode Select**

When  $R/\overline{W}$  = 0, a write operation is performed.

When  $R/\overline{W}$  = 1, a read operation is performed.

Default value: 0

**SRST: System Reset Control**

Default value: 0

SRST = 0	Normal operation (default)
SRST = 1	System reset

The SRST bit is used to reset the PCM1791A to the initial system condition. Setting the SRST bit to 1 generates one reset pulse, and this function works the same as the power-on reset function.

**DSD: DSD Interface Mode Control**

Default value: 0

DSD = 0	DSD interface mode disabled (default)
DSD = 1	DSD interface mode enabled

The DSD bit is used to enable or disable the DSD interface mode.

**DFTH: Digital Filter Bypass (or Through Mode) Control**

Default value: 0

DFTH = 0	Digital filter enabled (default)
DFTH = 1	Digital filter bypassed for either external digital filter or DSD mode

The DFTH bit is used to enable or disable the bypassing of the internal digital filter. The internal filter is bypassed when using the external digital interface.

### MONO: Monaural Mode Selection

Default value: 0

MONO = 0	Stereo mode (default)
MONO = 1	Monaural mode

The MONO function is used to change operation mode from the normal stereo mode to the monaural mode. When the monaural mode is selected, both DACs operate in a balanced mode for one channel of audio input data. Channel selection is available for L-channel or R-channel data, determined by the setting of the CHSL bit as described immediately following.

### CHSL: Channel Selection for Monaural Mode

Default value: 0

This bit is available when MONO = 1.

CHSL = 0	L-channel selected (default)
CHSL = 1	R-channel selected

The CHSL bit selects L-channel or R-channel data to be used in monaural mode, except for the DSD mode. In the DSD mono mode, DATA (pin 3) is used for the input data.

### OS[1:0]: Delta-Sigma Oversampling Rate Selection

Default value: 00

OS[1:0]	Operation Speed Select
00	64 times $f_S$ (default)
01	Reserved
10	128 times $f_S$
11	32 times $f_S$

The OS bits are used to change the oversampling rate of delta-sigma modulation. Use of this function enables the designer to stabilize the conditions at the post low-pass filter for different sampling rates. As an application example, programming to set 128 times in 44.1-kHz operation, 64 times in 96-kHz operation, and 32 times in 192-kHz operation allows the use of only a single type (cutoff frequency) of post low-pass filter. The 128  $f_S$  oversampling rate is not available at sampling rates above 100 kHz. If the 128- $f_S$  oversampling rate is selected, a system clock of more than 256  $f_S$  is required.

In DSD mode, this bit is used to select the speed of the bit clock for DSD data coming into the analog FIR filter.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 21	R/ $\overline{W}$	0	0	1	0	1	0	1	RSV	RSV	RSV	RSV	RSV	DZ1	DZ0	PCMZ

### R/ $\overline{W}$ : Read/Write Mode Select

When  $R/\overline{W} = 0$ , a write operation is performed.

When  $R/\overline{W} = 1$ , a read operation is performed.

Default value: 0

**DZ[1:0]: DSD Zero Output Enable**

Default value: 00

DZ[1:0]	Zero Output Enable
00	Disabled (default)
01	Even pattern detect
1x	96 <sub>H</sub> pattern detect

The DZ bits are used to enable or disable the output zero flags, and to select the zero pattern in the DSD mode.

**PCMZ: PCM Zero Output Enable**

Default value: 1

PCMZ = 0	PCM zero output disabled
PCMZ = 1	PCM zero output enabled (default)

The PCMZ bit is used to enable or disable the output zero flags in the PCM mode and the external DF mode.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 22	R	0	0	1	0	1	1	0	RSV	RSV	RSV	RSV	RSV	RSV	ZFGR	ZFGL

**R: Read Mode Select**

Value is always 1, specifying the readback mode.

**ZFGx: Zero-Detection Flag**

where x = L or R, corresponding to the DAC output channel. These bits are available only for readback.

Default value: 00

ZFGx = 0	Not zero
ZFGx = 1	Zero detected

These bits show zero conditions. Their status is the same as that of the zero flags at ZEROL (pin 23) and ZEROR (pin 22). See *Zero Detect* in the *FUNCTION DESCRIPTIONS* section.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 23	R	0	0	1	0	1	1	1	RSV	RSV	RSV	ID4	ID3	ID2	ID1	ID0

**R: Read Mode Select**

Value is always 1, specifying the readback mode.

**ID[4:0]: Device ID**

The ID[4:0] bits hold a device ID in the TDMCA mode.



## TYPICAL CONNECTION DIAGRAM IN PCM MODE





Figure 35. Typical Application Circuit for Standard PCM Audio Operation

## APPLICATION INFORMATION

## ANALOG OUTPUTS



NOTE: Example R and C values for  $f_C = 77$  kHz –  $R_1, R_2$ : 1.8 k $\Omega$ ,  $R_3, R_4$ : 3.3 k $\Omega$ ,  $R_5, R_6$ : 680  $\Omega$ ,  $C_1$ : 1800 pF,  $C_2, C_3$ : 560 pF.

**Figure 36. Typical Application for Analog Output Stage**

### Analog Output Level and LPF

The signal level of the DAC differential-voltage output  $\{(V_{OUTL+}) - (V_{OUTL-}), (V_{OUTR+}) - (V_{OUTR-})\}$  is 3.2 V p-p at 0 dB (full scale). The voltage output of the LPF is given by following equation:

$$V_{OUT} = 3.2 \text{ V p-p} \times (R_f / R_i)$$

Here,  $R_f$  is the feedback resistor in the LPF, and  $R_3 = R_4$  in a typical application circuit.  $R_i$  is the input resistor in the LPF, and  $R_1 = R_2$  in a typical application circuit.

### Op Amp for LPF



An OPA2134 or 5532 type op amp is recommended for the LPF circuit to obtain the specified audio performance. Dynamic performance such as gain bandwidth, settling time, and slew rate of the op amp largely determines the audio dynamic performance of the LPF section. The input noise specification of the op amp should be considered to obtain a 113-dB S/N ratio.

## Analog Gain of Balanced Amplifier

The DAC voltage outputs are followed by balanced amplifier stages, which sum the differential signals for each channel, creating a single-ended voltage output. In addition, the balanced amplifiers provide a third-order low-pass filter function, which band limits the audio output signal. The cutoff frequency and gain are determined by external R and C component values. In this case, the cutoff frequency is 77 kHz with a gain of 1.83. The output voltage for each channel is 5.9 V p-p, or 2.1 V rms.

## Application for Monaural-Mode Operation


A single-channel signal from the stereo audio data input is output from both  $V_{OUTL}$  and  $V_{OUTR}$  as a differential output. The channel to be output is selected by setting the CHSL bit in register 20. The advantage of monaural operation is to provide over 115 dB of dynamic range for high-end audio applications.



NOTE: Example R and C values for  $f_C = 77$  kHz, R1–R4: 3.6 k $\Omega$ , R5, R6: 3.3 k $\Omega$ , R7, R8: 680  $\Omega$ , C1: 1800 pF, C2, C3: 560 pF.

Figure 37. Connection Diagram for Monaural Mode Interface

## APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE



**Figure 38. Connection Diagram for External Digital Filter (Internal DF Bypass Mode) Application**

### Application for Interfacing With an External Digital Filter

For some applications, it may be desirable to use an external digital filter to perform the interpolation function, as it can provide improved stop-band attenuation when compared to the internal digital filter of the PCM1791A.

The PCM1791A supports several external digital filters, including:

- Texas Instruments DF1704 and DF1706
- Pacific Microsonics PMD200 HDCD filter/decoder IC
- Programmable digital signal processors

The external digital filter application mode is accessed by programming the following bit in the corresponding control register:

- DFTH = 1 (register 20)

The pins used to provide the serial interface for the external digital filter are shown in the connection diagram of Figure 38. The word (WDCK) and bit (BCK) signals must be operated at  $8\times$  or  $4\times$  the desired sampling frequency,  $f_s$ .

### System Clock (SCK) and Interface Timing

The PCM1791A in an application using an external digital filter requires the synchronization of WDCK and the system clock. The system clock is phase-free with respect to BCK and WDCK. Interface timing among WDCK, BCK, DATAL, and DATAR is shown in Figure 40.

### Audio Format

The PCM1791A in the external digital filter interface mode supports right-justified audio formats including 16-bit, 20-bit, and 24-bit audio data, as shown in Figure 39. The audio format is selected by the FMT[2:0] bits of control register 18.





Figure 39. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application



PARAMETER	MIN	MAX	UNITS
t(BCY) BCK pulse cycle time	20		ns
t(BCL) BCK pulse duration, LOW	7		ns
t(BCH) BCK pulse duration, HIGH	7		ns
t(BL) BCK rising edge to WDCK falling edge	5		ns
t(LB) WDCK falling edge to BCK rising edge	5		ns
t(DS) DATA setup time	5		ns
t(DH) DATA hold time	5		ns

Figure 40. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application

## Functions Available in the External Digital Filter Mode

The external digital filter mode allows access to the majority of the PCM1791A mode control functions.

The following table shows the register mapping available when the external digital filter mode is selected, along with descriptions of functions which are modified when using this mode selection.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
<b>Register 16</b>	R/W	0	0	1	0	0	0	0	–	–	–	–	–	–	–	–
<b>Register 17</b>	R/W	0	0	1	0	0	0	1	–	–	–	–	–	–	–	–
<b>Register 18</b>	R/W	0	0	1	0	0	1	0	–	FMT2	FMT1	FMT0	–	–	–	–
<b>Register 19</b>	R/W	0	0	1	0	0	1	1	REV	–	–	OPE	–	–	–	INZD
<b>Register 20</b>	R/W	0	0	1	0	1	0	0	–	SRST	0	1	MONO	CHSL	OS1	OS0
<b>Register 21</b>	R/W	0	0	1	0	1	0	1	–	–	–	–	–	–	–	PCMZ
<b>Register 22</b>	R	0	0	1	0	1	1	0	–	–	–	–	–	–	ZFGR	ZFGL

NOTE: –: Function is disabled. No operation even if data bit is set

### FMT[2:0]: Audio Data Format Selection

These bits are available for read and write.

Default value: 000

<b>FMT[2:0]</b>	<b>Audio Data Format Select</b>
000	16-bit right-justified format (default)
001	20-bit right-justified format
010	24-bit right-justified format
Other	N/A

### OS[1:0]: Delta-Sigma Modulator Oversampling Rate Selection

These bits are available for read and write.

Default value: 00

<b>OS[1:0]</b>	<b>Operation Speed Select</b>
00	8 times WDCK (default)
01	Reserved
10	16 times WDCK
11	4 times WDCK

The effective oversampling rate is determined by the oversampling performed by both the external digital filter and the delta-sigma modulator. For example, if the external digital filter is 8× oversampling, and the user selects OS[1:0] = 00, then the delta-sigma modulator oversamples by 8×, resulting in an effective oversampling rate of 64×. The 16× FWDCK oversampling rate is not available above a 100-kHz sampling rate. If the oversampling rate selected is 16× FWDCK, the system clock frequency must be over 256 f<sub>S</sub>.

## APPLICATION FOR DSD FORMAT (DSD MODE) INTERFACE




Figure 41. Connection Diagram in DSD Mode

### Feature

This mode is used for interfacing directly to a DSD decoder, which is found in Super Audio CD™ (SACD) applications.

The DSD mode provides a low-pass filtering function to convert the 1-bit oversampled data stream to the analog domain. The filtering is provided using an analog FIR filter structure. Four FIR responses are available, and are selected via the serial control interface.

The DSD bit must be set before inputting DSD data; otherwise, the PCM1791A erroneously detects the TDMCA mode, and commands are not accepted through the serial control interface.

## Pin Assignment When Using the DSD Format Interface

Several pins are redefined for DSD mode operation. These include:

- DATA (pin 3): DATAL as L-channel DSD data input, or as DSD data input in mono mode
- LRCK (pin 1): DATAR as R-channel DSD data input
- SCK (pin 5): Bit clock (BCK) for DSD data
- BCK (pin 2): Set LOW (N/A)





Figure 42. Normal Data Output Form From DSD Decoder



PARAMETER	MIN	MAX	UNITS
$t(BCY)$ SCK pulse cycle time	85 <sup>(1)</sup>		ns
$t(BCH)$ SCK high-level time	30		ns
$t(BCL)$ SCK low-level time	30		ns
$t(DS)$ DSDL, DSDR setup time	10		ns
$t(DH)$ DSDL, DSDR hold time	10		ns

(1)  $2.8224 \text{ MHz} \times 4$ . ( $2.8224 \text{ MHz} = 64 \times 44.1 \text{ kHz}$ . This value is specified as a sampling rate of DSD.)

Figure 43. Timing for DSD Audio Interface



## ANALOG FIR FILTER PERFORMANCE IN DSD MODE




Figure 44. DSD Filter-1, Low BW




Figure 45. DSD Filter-1, High BW




Figure 46. DSD Filter-2, Low BW




Figure 47. DSD Filter-2, High BW

(1) This gain is in comparison to PCM 0 dB, when the DSD input signal efficiency is 50%.

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $V_{CC} = 5\text{ V}$ ,  $\text{SCK} = 11.2896\text{ MHz}$  ( $44.1\text{ kHz} \times 256 f_S$ ), and 50% modulation DSD data input, unless otherwise noted.




Figure 48. DSD Filter-3, Low BW




Figure 49. DSD Filter-3, High BW




Figure 50. DSD Filter-4, Low BW




Figure 51. DSD Filter-4, High BW

(1) This gain is in comparison to PCM 0 dB, when the DSD input signal efficiency is 50%.

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $V_{CC} = 5\text{ V}$ ,  $\text{SCK} = 11.2896\text{ MHz}$  ( $44.1\text{ kHz} \times 256 f_S$ ), and 50% modulation DSD data input, unless otherwise noted.

## DSD MODE CONFIGURATION AND FUNCTION CONTROLS

### Configuration for the DSD Interface Mode

DSD = 1 (Register 20, B5)

The following table shows the register mapping available in the DSD mode.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 16	R/W	0	0	1	0	0	0	0	–	–	–	–	–	–	–	–
Register 17	R/W	0	0	1	0	0	0	1	–	–	–	–	–	–	–	–
Register 18	R/W	0	0	1	0	0	1	0	–	–	–	–	DMF1	DMF0	–	–
Register 19	R/W	0	0	1	0	0	1	1	REV	–	–	OPE	–	–	–	–
Register 20	R/W	0	0	1	0	1	0	0	–	SRST	1	–	MONO	–	OS1	OS0
Register 21	R/W	0	0	1	0	1	0	1	–	–	–	–	–	DZ1	DZ0	–
Register 22	R	0	0	1	0	1	1	0	–	–	–	–	–	–	ZFGR	ZFGL

NOTE: –: Function is disabled. No operation even if data bit is set

### DMF[1:0]: Analog FIR Performance Selection

Default value: 00

DMF[1:0]	Analog FIR Performance Select
00	FIR-1 (default)
01	FIR-2
10	FIR-3
11	FIR-4

Plots for the four analog FIR filter responses are shown in the *ANALOG FIR FILTER PERFORMANCE IN DSD MODE* section of this data sheet.

### OS[1:0]: Analog-FIR Operation Speed Selection

Default value: 00

OS[1:0]	Operation Speed Select
00	$f_{SCKI}$ (default)
01	$f_{SCKI}/2$
10	Reserved
11	$f_{SCKI}/4$

The OS bits in the DSD mode are used to select the operating rate of the analog FIR. The OS bits must be set before setting the DSD bit to 1.

### Requirements for System Clock

The bit clock (DBCK) for DSD mode is required at pin 4 of the PCM1791A. The frequency of bit clock may be N times the sampling frequency. Generally, N is 64 in DSD applications.

The interface timing between the bit clock and DSDL, DSDR is required to meet the setup and hold time specifications shown in Figure 43.

## TDMCA Format

The PCM1791A supports the time-division-multiplexed command and audio (TDMCA) data format to simplify the host control serial interface. The TDMCA format is designed not only for the McBSP of TI DSPs but also for any programmable devices. The TDMCA format can transfer not only audio data but also command data, so that it can be used together with any kind of device that supports the TDMCA format. The TDMCA frame consists of a command field, extended command field, and some audio data fields. Those audio data are transported to IN devices (such as a DAC) and/or from OUT devices (such as an ADC). The PCM1791A is an IN device. LRCK and BCK are used with both IN and OUT devices so that the sample frequency of all devices in a system must be the same. The TDMCA mode supports a maximum of 30 device IDs. The maximum number of audio channels depends on the BCK frequency.

## TDMCA Mode Determination

The PCM1791A recognizes the TDMCA mode automatically when it receives an LRCK signal with a pulse duration of two BCK clocks. If the TDMCA mode operation is not needed, the duty cycle of LRCK must be 50%. Figure 52 shows the LRCK and BCK timing that determines the TDMCA mode. The PCM1791A enters the TDMCA mode after two continuous TDMCA frames. Any TDMCA commands can be issued during the next TDMCA frame after the TDMCA mode is entered.




Figure 52. LRCK and BCK Timing for Determination of TDMCA Mode

## TDMCA Terminals

TDMCA requires six signals, four of which are for command and audio data interface, and two pairs of signals which are for daisy chaining. Those signals can be shared as in the following table. The DO signal has a 3-state output so that it can be connected directly to other devices.

TERMINAL NAME	TDMCA NAME	PROPERTY	DESCRIPTION
LRCK	LRCK	input	TDMCA frame start signal. It must be the same as the sampling frequency.
BCK	BCK	input	TDMCA clock. Its frequency must be high enough to communicate a TDMCA frame within an LRCK cycle.
DATA	DI	input	TDMCA command and audio data input signal
MDI	DO	output	TDMCA command data 3-state output signal
MC	DCI	input	TDMCA daisy-chain input signal
MS	DCO	output	TDMCA daisy-chain output signal

## Device ID Determination

The TDMCA mode also supports a multichip implementation in one system. This means a host controller (DSP) can simultaneously support several TDMCA devices, which can be of the same type or different types, including PCM devices. The PCM devices are categorized as IN device, OUT device, IN/OUT device, and NO device. The IN device has an input port to get audio data, the OUT device has an output port to supply audio data, the IN/OUT device has both input and output ports for audio data, and the NO device has no port for audio data but needs command data from the host. A DAC is an IN device, an ADC is an OUT device, a CODEC is an IN/OUT device, and a PLL is a NO device. The PCM1791A is an IN device. For the host controller to distinguish the devices, each device is assigned its own device ID by the daisy chain. The devices obtain their own device IDs automatically by connecting their DCI to the DCO of the preceding device and their DCO to the DCI of the following device in the daisy chain. The daisy chains are categorized as the IN chain and the OUT chain, which are completely independent and equivalent. Figure 53 shows an example daisy chain connection. If a system needs to chain the PCM1791A and a NO device in the same IN or OUT chain, the NO device should be chained at the back end of the chain because it does not require any audio data. Figure 55 shows an example of TDMCA system including an IN chain and an OUT chain with a TI DSP. For a device to get its own device ID, the DID signal must be set to 1 (see the *Command Field* section for details), and LRCK and BCK must be driven in the TDMCA mode for all PCM devices which are chained. The device at the top of the chain knows its device ID is 1 because its DCI is fixed HIGH. Other devices count the BCK pulses and observe their own DCI signal to determine their position and ID. Figure 54 shows the initialization of each device ID.




Figure 53. Daisy Chain Connection




Figure 54. Device ID Determination Sequence




Figure 55. IN Daisy Chain and OUT Daisy Chain Connection for a Multichip System

## TDMCA Frame

In general, the TDMCA frame consists of the command field, extended command (EMD) field, and audio data fields. All of them are 32 bits in length, but the lowest byte has no meaning. The MSB is transferred first for each field. The command field is always transferred as the first packet of the frame. The EMD field is transferred if the EMD flag of the command field is HIGH. If any EMD packets are transferred, no audio data follows the EMD packets. This frame is for quick system initialization. All devices of a daisy chain should respond to the command field and extended command field. The PCM1791A has two audio channels that can be selected by OPE (register 19). If the corresponding flags are preset HIGH, those audio channels are transferred. Figure 56 shows the general TDMCA frame. If some DACs are enabled, but corresponding audio data packets are not transferred, the analog outputs are unpredictable.




Figure 56. General TDMCA Frame




Figure 57. TDMCA Frame Example of 6-Ch DAC and 2-Ch ADC With Command Read

## Command Field

The normal command field is defined as follows. When the DID bit (MSB) is 1, this frame is used only for device ID determination, and all remaining bits in the field are ignored.

	31	30	29	28	24	23	22	16	15	8	7	0
command	DID	EMD	DCS	device ID	R/W	register ID		data		not used		

## Bit 31: Device ID enable flag

The PCM1791A operates to get its own device ID for TDMCA initialization if this bit is HIGH.

### Bit 30: Extended command enable flag

An EMD packet is transferred if this bit is HIGH, otherwise skipped. Once it is HIGH, this frame does not contain any audio data. This is for system initialization.

### Bit 29: Daisy chain selection flag

HIGH designates OUT-chain devices, LOW designates IN-chain devices. The PCM1791A is an IN device, so the DCS bit must be set to LOW.

### Bits[28:24]: Device ID

The device ID is 5 bits in length, and it can be defined. These bits identify the order of a device in the IN or OUT daisy chain. The top of the daisy chain defines device ID 1 and successive devices are numbered 2, 3, 4, etc. All devices for which the DCI is fixed HIGH are also defined as ID 1. The maximum device ID is 30 each in the IN and OUT chains. If a device ID of 0x1F is used, all devices are selected as broadcast when in the write mode. If a device ID of 0x00 is used, no device is selected.

### Bit 23: Command Read/Write flag

If this bit is HIGH, the command is a read operation.

### Bits[22:16]: Register ID

It is 7 bits in length.

### Bits[15:8]: Command data


It is 8 bits in length. Any valid data can be chosen for each register.

### Bits[7:0]: Not used

These bits are never transported when a read operation is performed.


### Extended command field

The extended command field is the same as the command field, except that it does not have a DID flag.



### Audio Fields

The audio field is 32 bits in length and the audio data is transferred MSB first, so the other fields must be stuffed with 0s as shown in the following example.



### TDMCA Register Requirements

TDMCA mode requires device ID and audio channel information, previously described. The OPE bit in register 19 indicates audio channel availability and register 23 indicates the device ID. Register 23 is used only in the TDMCA mode. See the mode control register map (Table 4).

### Register Write/Read Operation

The command supports register write and read operations. If the command requests to read one register, the read data is transferred on DO during the data phase of the timing cycle. The DI signal can be retrieved at the positive edge of BCK, and the DO signal is driven at the negative edge of BCK. DO is activated one BCK cycle early to compensate for the output delay caused by high impedance. Figure 58 shows the TDMCA write and read timing.






Figure 58. TDMCA Write and Read Operation Timing

### TDMCA-Mode Operation

DCO specifies the owner of the next audio channel in TDMCA-mode operation. When a device retrieves its own audio channel data, DCO goes HIGH during the last audio channel period. Figure 59 shows the DCO output timing in TDMCA-mode operation. The host controller ignores the behavior of DCI and DCO. DCO indicates the last audio channel of each device. Therefore, DCI means the next audio channel is allocated.




Figure 59. DCO Output Timing of TDMCA Mode Operation

If some devices are skipped due to no active audio channel, the skipped devices must notify the next device that the DCO will be passed through the next DCI. Figure 60 and Figure 61 show DCO timing with skip operation. Figure 62 shows the ac timing of the daisy chain signals.




Figure 60. DCO Output Timing With Skip Operation





Figure 61. DCO Output Timing With Skip Operation (for Command Packet 1)

## AC Timing




PARAMETER	MIN	MAX	UNITS
$t_{(BCY)}$ BCK pulse cycle time	20		ns
$t_{(LB)}$ LRCK setup time	0		ns
$t_{(BL)}$ LRCK hold time	3		ns
$t_{(DS)}$ DI setup time	0		ns
$t_{(DH)}$ DI hold time	3		ns
$t_{(DS)}$ DCI setup time	0		ns
$t_{(DH)}$ DCI hold time	3		ns
$t_{(DOE)}$ DO output delay <sup>(1)</sup>		8	ns
$t_{(COE)}$ DCO output delay <sup>(1)</sup>		6	ns

<sup>(1)</sup> Load capacitance is 10 pF.

Figure 62. AC Timing of Daisy Chain Signals

## THEORY OF OPERATION



**Figure 63. Advanced Segment DAC With I/V Converter**

The PCM1791A uses TI's advanced segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The PCM1791A provides balanced voltage outputs.


Digital input data via the digital filter is separated into 6 upper bits and 18 lower bits. The 6 upper bits are converted to inverted complementary offset binary (ICOB) code. The lower 18 bits, in association with the MSB, are processed by a five-level third-order delta-sigma modulator operated at  $64 f_s$  by default. The 1 level of the modulator is equivalent to the 1 LSB of the ICOB code converter. The data groups processed in the ICOB converter and third-order delta-sigma modulator are summed together to an up to 64-level digital code, and then processed by data-weighted averaging (DWA) to reduce the noise produced by element mismatch. The data of up to 64 levels from the DWA is converted to an analog output in the differential-current segment section.

This architecture overcomes the various drawbacks of conventional multibit processing and also achieves excellent dynamic performance.

## CONSIDERATIONS FOR APPLICATION CIRCUITS

### PCB Layout Guidelines

A typical PCB floor plan for the PCM1791A is shown in Figure 64. A ground plane is recommended, with the analog and digital sections being isolated from one another using a split or cut in the circuit board. The PCM1791A should be oriented with the digital I/O pins facing the ground plane split/cut to allow for short, direct connections to the digital audio interface and control signals originating from the digital section of the board. Separate power supplies are recommended for the digital and analog sections of the board. This prevents the switching noise present on the digital supply from contaminating the analog power supply and degrading the dynamic performance of the D/A converters. In cases where a common 5-V supply must be used for the analog and digital sections, an inductance (RF choke, ferrite bead) should be placed between the analog and digital 5-V supply connections to avoid coupling of the digital switching noise into the analog circuitry. Figure 65 shows the recommended approach for single-supply applications.



Return Path for Digital Signals

Figure 64. Recommended PCB Layout




Figure 65. Single-Supply PCB Layout

### Bypass and Decoupling Capacitor Requirements

Various sized decoupling capacitors can be used, with no special tolerances being required. All capacitors should be located as close as possible to the appropriate pins of the PCM1791A to reduce noise pickup from surrounding circuitry. Aluminum electrolytic capacitors that are designed for hi-fi audio applications are recommended for larger values, while metal film or monolithic ceramic capacitors are used for smaller values.

**Post-LPF Design**

By proper choice of the op amp and resistors used in the post-LPF circuit, excellent performance of the PCM1791A should be achieved. To obtain 0.001% THD+N and 113 dB signal-to-noise-ratio audio performance, the THD+N and input noise performance of the op amp should be considered. This is because the input noise of the op amp contributes directly to the output noise level of the application. The  $V_{OUT}$  pin of the PCM1791A and the input resistor of the post-LPF circuit should be connected as closely as possible.


Out-of-band noise level and attenuated sampling spectrum level are much lower than for typical delta-sigma type DACs due to the combination of a high-performance digital filter and advanced segment DAC architecture. The use of a second-order or third-order post-LPF is recommended for the post-LPF of the PCM1791A. The cutoff frequency of the post-LPF depends on the application. For example, there are many sampling-rate operations such as  $f_S = 44.1$  kHz on CDDA,  $f_S = 96$  kHz on DVD-M,  $f_S = 192$  kHz on DVD-A,  $f_S = 64 f_S$  on DSD (SACD).

# MECHANICAL DATA

DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265