



# PI74FCT193T (25Ω Series) PI74FCT2193T

## High-Speed CMOS Presettable Synchronous 4-Bit Binary Counters

### Product Features


- PI74FCT193/2193T is pin compatible with bipolar FAST™ Series at a higher speed and lower power consumption
- 25Ω series resistor on all outputs (FCT2XXX only)
- TTL input and output levels
- Low ground bounce outputs (25Ω series only)
- Extremely low static power
- Hysteresis on all inputs
- Industrial operating temperature range: -40°C to +85°C
- Packages available:
  - 16-pin 150 mil wide plastic QSOP (Q)
  - 16-pin 300 mil wide plastic SOIC (S)

### Product Description

Pericom Semiconductor's PI74FCT series of logic circuits are produced using the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades. All PI74FCT2XXX devices have a built-in 25 ohm series resistor on all outputs to reduce noise due to reflections, thus eliminating the need for an external terminating resistor.


The PI74FCT193 is a high-speed CMOS 4-bit binary up/down counter. It has a single clock with clock enable and up/down control inputs and ripple carry output. The 193 has asynchronous preload inputs which override the count inputs. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression.

### Logic Block Diagram



# High-Speed CMOS Presettable Synchronous 4-Bit Binary Counters

## Product Pin Configurations



## Product Pin Description

Pin Name	Description
$\overline{PL}$	Asynchronous Preload (Active Low)
MR	Asynchronous Master Reset (Active High)
CPU	Count Up Clock (Rising Edge)
CPD	Count Down Clock (Rising Edge)
$D_n$	Data Outputs
$Q_n$	Data Outputs
$\overline{TCU}$	Terminal Count Up (Carry) Output (Active Low)
$\overline{TCD}$	Terminal Count Down (Borrow) Output (Active Low)

## Truth Table<sup>(1)</sup>

Inputs				Outputs				Function
$\overline{PL}$	MR	CPU	CPD	DI	Q3-Q0	$\overline{TCU}$	$\overline{TCD}$	
X	H	X	L	X	0000	X	L	Reset
X	H	X	H	X	0000	X	H	Reset
L	L	X	X	D3-D0	D3-D0	X	X	Load Data
H	L	↑	H	X	Q+1	X	X	Count Up
H	L	H	↑	X	Q-1	X	X	Count Down
H	L	L	H	X	F	L	H	Count Up = 1111
H	L	H	H	X	0-E	H	H	Count Up ≠ 1111
H	L	H	L	X	0	H	L	Count Down = 0000
H	L	H	H	X	1-F	H	H	Count Down ≠ 0000

### Notes:

- H = High Voltage Level  
L = Low Voltage Level  
X = Irrelevant  
↑ = Clock Transition, Low-to-High

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	−65°C to +150°C
Ambient Temperature with Power Applied .....	−40°C to +85°C
Supply Voltage to Ground Potential (Inputs & V <sub>CC</sub> Only) ..	−0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	−0.5V to +7.0V
DC Input Voltage .....	−0.5V to +7.0V
DC Output Current .....	120mA
Power Dissipation .....	0.5W

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC Electrical Characteristics (Over the Operating Range, T<sub>A</sub> = −40°C to +85°C, V<sub>CC</sub> = 5.0V ±5%)

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = −15.0mA	2.4	3.0		V
V <sub>OL</sub>	Output LOW Current	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 48mA		0.3	0.50	V
V <sub>OL</sub>	Output LOW Current	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 12mA (25Ω Series)		0.3	0.50	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub>			1	μA
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = GND			−1	μA
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = −18 mA			−0.7	−1.2	V
I <sub>OFF</sub>	Power Down Disable	V <sub>CC</sub> = GND, V <sub>OUT</sub> = 4.5V		—	—	100	μA
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup> , V <sub>OUT</sub> = GND		−60	−120		mA
V <sub>H</sub>	Input Hysteresis				200		mV

### Capacitance (T<sub>A</sub> = 25°C, f = 1 MHz)

Parameters <sup>(4)</sup>	Description	Test Conditions	Typ.	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

#### Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

**Power Supply Characteristics**

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Units
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max. Freq = 0	V <sub>IN</sub> = GND = V <sub>CC</sub>		0.1	500	μA
ΔI <sub>CC</sub>	Supply Current per Input @ TTL HIGH	V <sub>CC</sub> = Max. Freq = 0	V <sub>IN</sub> = 3.4V <sup>(3)</sup>		0.5	2.0	mA
I <sub>CCD</sub>	Supply Current per Input per MHz <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open and Enabled One Bit Toggling 50% Duty Cycle, other input at GND or V <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		0.15	0.25	mA/MHz

**Notes:**

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
3. Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
6.  $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$   
I<sub>CC</sub> = Quiescent Current  
ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)  
D<sub>H</sub> = Duty Cycle for TTL Inputs High  
N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
f<sub>I</sub> = Input Frequency  
N<sub>I</sub> = Number of Inputs at f<sub>I</sub>  
All currents are in milliamps and all frequencies are in megahertz.

**Switching Characteristics (Over Operating Range)**

Symbol	Description <sup>(1)</sup>	Conditions	193T 2193T		193A 2193A		Units
			Min.	Max.	Min.	Max.	
$t_{CPTC}$	Propagation Delay CPU to $\overline{TCU}/\overline{TCD}$	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.0	10	2.0	6.5	ns
$t_{CPQ}$	Propagation Delay CPU/D to $Q_i$		2.0	13.5	2.0	8.8	
$t_{DQ}$	Propagation Delay $D_i$ to $Q_i$		2.0	15.5	2.0	10.1	
$t_{PLQ}$	Propagation Delay PL to $Q_i$		2.0	14	2.0	8.8	
$t_{MRQ}$	Propagation Delay MR to $Q_i$		3.0	15.5	3.0	10.1	
$t_{MRICU}$	Propagation Delay MR to $\overline{TCU}$		3.0	14.5	3.0	9.4	
$t_{MRICD}$	Propagation Delay MR to $\overline{TCD}$		3.0	15.5	3.0	10.1	
$t_{PLTC}$	Propagation Delay PL to $\overline{TCU}/\overline{D}$		3.0	16.5	3.0	10.8	
$t_{DIC}$	Propagation Delay $D_i$ to $\overline{TCU}/\overline{D}$		3.0	15.5	3.0	10.1	

**Notes:**

1. See Test Circuit and Waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter guaranteed but not production tested.

**Timing Characteristics (Over Operating Range)**

Symbol	Description	Conditions	193 2193		193A 2193A		Units
			Min.	Max.	Min.	Max.	
$t_{DPLS}$	Di to $\overline{PL}$	$C_L = 50pF$ $R_L = 500\Omega$	5.0		4.0		ns
$t_{DPLH}$	Di to $\overline{PL}$		2.0		1.5		
$t_{PLW}$	$\overline{PL}$ Low Time		6.0		5.0		
$t_{CP}$	CPU/D Pulse Width HIGH and LOW		5.0		4.0		
$t_{CPL}$	CPU/D Pulse Width LOW (change of direction)		10		8.0		
$t_{MRH}$	MR High Time		6.0		5.0		
$t_{RPLCR}$	$\overline{PL}$ to CPU/D Recovery		6.0		5.0		
$t_{RMRCR}$	MR to CPU/D Recovery		4.0		3.0		

**Notes:**

1. See Test Circuit and Waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter guaranteed but not production tested.