1



PI74ALVTC16268

2.5V 12-Bit to 24-Bit Registered Bus Exchanger with 3-State Outputs

Product Description

Pericom Semiconductor's PI74ALVTC series of logic circuits are produced using the Company's advanced 0.35 micron CMOS technology, achieving industry leading speed.

The PI74ALVTC 16268, 12-bit-to-24-bit registered bus exchanger, is designed for 1.65V to 3.6V V_{DD} operation. The device is used for applications in which data must be transferred from a narrow high-speed bus to a wide, lower frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (<u>CLK</u>) input when the appropriate clock-enable (<u>CLKEN</u>) inputs are low. The select (<u>SEL</u>) line is synchronous with CLK and selects 1B or 2B input data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B-port. Data flow is controlled by the active-low output enables (OEA, OEB). These control terminals are registered so bus direction changes are synchronous with CLK.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{DD} through a pullup resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver.


The family offers both I/O Tolerant, which allows it to operate in mixed 1.65/3.6V systems, and "Bus Hold," which retains the data input's last state preventing "floating" inputs and eliminating the need for pullup/down resistors.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and OE should be tied to V_{DD} through a pullup resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver. Because OE is being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Product Features

- PI74ALVTC16268 is designed for low voltage operation, V_{DD}=1.65V to 3.6V
- Supports Live Insertion
- 3.6V I/O Tolerant Inputs and Outputs
- Bus Hold
- High Drive, -32/64mA @ 3.3V
- Uses patented noise reduction circuitry
- · Power-off high impedance inputs and outputs
- Industrial operation at –40°C to +85°C
- · Packages available:
 - -56-pin 240-mil wide plastic TSSOP (A56)
 - -56-pin 173-mil wide plastic TVSOP (K56)

Logic Block Diagram



PXXXX 04/12/00



PI74ALVTC16268

2.5V 12-Bit To 24-Bit Registerd

Bus Exchanger with 3-State Outputs

Pin Description

Pin Name	Description
OE	Output Enable Input (Active LOW)
CLK	Clock
SEL	Select (Active Low)
CLKEN	Clock Enable (Active Low)
A,1B,2B	3-State Outputs
GND	Ground
V _{DD}	Power

Truth Tables(1)

Output Enable

	INPUTS	OUTPUTS		
CLK	ŌĒĀ	OEB	A	1B,2B
1	Н	Н	Z	Z
\uparrow	Н	L	Z	Active
\uparrow	L	Н	Active	Z
\uparrow	L	L	Active	Active

A to BSTORAGE ($\overline{OEB} = L$)

	INPUTS					
CLKENA1	CLKENA2	CLK	A	1B	2B	
Н	Н	X	X	$1B0^{(2)}$	$2B0^{(3)}$	
L	X	1	L	L ⁽²⁾	X	
L	X	1	Н	H ⁽²⁾	X	
X	L	1	L	X	L	
X	L	1	Н	X	Н	


$BtoASTORAGE(\overline{OEA}=L)$

	INPUTS										
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	A					
Н	X	X	Н	X	X	A0 ⁽³⁾					
X	Н	X	L	X	X	A0 ⁽³⁾					
L	L	↑	Н	L	X	L					
L	L	↑	Н	Н	X	Н					
X	L	1	L	X	L	L					
X	L	1	L	X	Н	Н					

Notes:

- 1. H = High Signal Level, L = Low Signal Level, X = Irrelevant, Z = High Impedance, ↑ = Transition, Low to High
- 2. Two CLK edges are needed to propagate data
- 3. Output level before indicated steady state input conditions were established.

Pin Configuration



PXXXX 04/12/00

2



PI74ALVTC16268
2.5V 12-Bit To 24-Bit Registerd
Bus Exchanger with 3-State Outputs

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions⁽²⁾

			Min.	Max.	Units
3.7	Committee on	Operating	1.65	3.6	
$V_{ m DD}$	Supply voltage	Data Retention Only	1.2	3.6	
V _{IH}	High-level input voltage	$V_{DD} = 2.7 \text{V to } 3.6 \text{V}$	2.0		
V _{IL}	Low-level input voltage	$V_{DD} = 2.7 \text{V to } 3.6 \text{V}$		0.8	V
$V_{\rm I}$	Input voltage		-0.3	3.6	
3.7	Outrat walters	Active State	0	V_{DD}	
V_{O}	Output voltage	Off State	0	3.6	
	Output current in I _{OH} /I _{OL}	$V_{DD} = 3.0 \text{V to } 3.6 \text{V}$ $V_{DD} = 3.0 \text{V to } 3.6 \text{V}$ $V_{DD} = 2.3 \text{V to } 2.7 \text{V}$ $V_{DD} = 1.65 \text{V to } 1.95 \text{V}$		-32/64 ±24 ±18 ±6	mA
$\Delta t/\Delta v$	Input transistion rise or fall rate ⁽³⁾		0	10	ns/V
T _A	Operating free-air temperatur	re	-40	85	С

3

Notes:

- 1. Absolute maximum of IO must be observed.
- 2. Unused control inputs must be held HIGH or LOW to prevent them from floating.
- 3 As measured between 0.8V and 2.0V, $V_{DD}=3.0V$.

PXXXX 04/12/00



PI74ALVTC16268 2.5V 12-Bit To 24-Bit Registerd Bus Exchanger with 3-State Outputs

$\label{lem:eq:commended} \textbf{Electrical Characteristics over Recommended Operating Free-Air Temperature Range} \ (\textbf{unless otherwise noted})$

DC Characteristics (2.7V<V_{DD}≤3.6V)

	Parameter	Conditions	V _{DD}	Min.	Тур.	Max.	Units
V _{IK}	Input Clamp Diode	$I_{IK} = -18mA$	3.0			-1.2	
		$I_{OH} = -100 \mu A$	2.7 - 3.6	V _{DD} - 0.2			
	V _{OH} HIGH Level Output Voltage	$I_{OH} = -12mA$	2.7	2.2			
V _{OH}		$I_{OH} = -18$ mA		2.4			
		$I_{OH} = -24 \text{mA}$	3.0	2.2			
		$I_{OH} = -32 \text{mA}$		2.0			V
		$I_{OL} = 100 \mu A$	2.7 - 3.6			0.2	v
		$I_{OL} = 12mA$	2.7			0.4	
17		$I_{\rm OL} = 18 \text{mA}$				0.4	
V_{OL}	LOW Level Output Voltage	$I_{OL} = 24 \text{mA}$	2.0			0.45	
		$I_{OL} = 32 \text{mA}$	3.0			0.5	
		$I_{OL} = 64 \text{mA}$				0.55	
II	Input Leakage Current	$V_{I} = V_{DD}$, or GND	3.6			±5.0	
I _{OZ}	3-State Output Leakage	$V_{\rm O} = 3.6 \rm V$	2.7			±10	
I _{OFF}	Power-OFF Leakage Current	$V_{\rm I}$ or $V_{\rm O} \le 3.6 \rm V$	0			10	
		$V_{\rm I} = 0.8 V$	3.0	75			
I _{HOLD}	Bus Hold Current A or B Outputs	$V_I = 2.0V$	3.0	-75			μΑ
	A of D Outputs	$V_{\rm I} = 0 \text{ to } 3.6 \text{V}$	3.6			±500	
I	Ovigagant Symphy Cymnont	$V_{I} = V_{DD}$ or GND				50	
I_{DD}	Quiescent Supply Current	$V_{DD} \le (V_I, V_O) \le 3.6V$	2.7 - 3.6			±50	
$\Delta I_{ m DD}$	Increase in I _{DD} per input	$V_{IH} = V_{DD} - 0.6 V, \label{eq:VIH}$ Other inputs at V_{DD} or Gnd				400	

4



PI74ALVTC16268
2.5V 12-Bit To 24-Bit Registerd
Bus Exchanger with 3-State Outputs

$Electrical\,Characteristics\,over\,Recommended\,Operating\,Free-Air\,Temperature\,Range$

(unless otherwise noted; continued from previous page)

DC Characteristics $(2.3V \le V_{DD} \le 2.7V)$

Description	Parameters	Conditions V _{DD} Min.		Тур.	Max.	Units		
V _{IK}	Input Clamp Diode	$I_{IK} = -18mA$	2.3			-1.2		
		$I_{OH} = -100\mu A$	2.3 -2.7	$V_{DD} - 0.2$				
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -12\text{mA}$	2.3	1.8				
		$I_{OH} = -18 \text{mA}$	2.3	1.7			V	
		$I_{OL} = 100 \mu A$	2.3 - 2.7			0.2	V	
W	LOW Level Output Voltage	$I_{OL} = 12mA$				0.4		
VOL	V _{OL} LOW Level Output Voltage	$I_{OL} = 18$ mA	2.3			0.5		
		$I_{OL} = 24 \text{mA}$				0.55		
I _I	Input Leakage Current	$V_{\rm I} = V_{\rm DD}$ or GND	2.7			±5.0		
I_{OZ}	3-State Output Leakage	$V_{\rm O} = 3.6 V$	2.3			±10	μΑ	
I _{OFF}	Power-OFF Leakage Current	$V_{\rm I}$ or $V_{\rm O} \le 3.6 \rm V$	0			10		
I _{HOLD} ⁽¹⁾	Bus Hold Current	$V_I = 0.7V$	2.5		90			
1HOLD,	A or B Outputs	$V_{\rm I} = 1.7 \rm V$	2.5		-90			
I	Ovigagant Symphy Cymnont	$V_I = V_{DD}$ or GND				40	μΑ	
I _{DD}	Quiescent Supply Current	$V_{DD} \le (V_I, V_O) \le 3.6V$	2.3 - 2.7			±40	F	
$\Delta I_{ ext{DD}}$	Increase in I _{DD} per input	$V_{IH} = V_{DD} - 0.6V$, Inputs at V_{DD} or Gnd				400		

5

Note:

1. Not Guaranteed



PI74ALVTC16268
2.5V 12-Bit To 24-Bit Registerd
Bus Exchanger with 3-State Outputs

$Electrical\,Characteristics\,over\,Recommended\,Operating\,Free-Air\,Temperature\,Range$

(unless otherwise noted; continued from previous page)

DC Characteristics $(1.65V \le V_{DD} \le 1.95V)$

Description	Parameters	Conditions	V _{DD}	Min.	Тур.	Max.	Units
V _{IK}	Input Clamp Diode	$I_{IK} = -18mA$	1.65			-1.2	
17	HICH I aval Output Valtage	$I_{OH} = -100 \mu A$	1.65-1.95	V _{DD} -0.2			
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -6mA$		1.4			V
V	LOW Level Output Veltere	$I_{OL} = 100 \mu A$	1.65			0.2	
V_{OL}	LOW Level Output Voltage	$I_{OL} = 6mA$				0.3	
II	Input Leakage Current	$V_I = V_{DD}$ or GND	1.95			±5.0	
I _{OZ}	3-State Output Leakage	$V_O = 3.6V$	1.65			±10	
I _{OFF}	Power-OFF Leakage Current	$V_I = V_O \le 3.6V$	0			10	
T (1)	Bus Hold Current	$V_{I} = 0.4$	1.65		50		
I _{HOLD} ⁽¹⁾	A or B Outputs	$V_I = 1.3$	1.65		-50		μΑ
т	Ocional Caral Cara	$V_I = V_{DD}$ or GND				20	
I _{DD}	Quiescent Supply Current	$V_{DD} \le (V_I, V_O) \le 3.6V$	1.65-1.95			±20	
$\Delta I_{ m DD}$	Increase in I _{DD} per input	$V_I = V_{DD}$ –06V, Other inputs at V_{DD} or Gnd	1.00 1.90			400	

6

Note:

1. Not Guaranteed



PI74ALVTC16268
2.5V 12-Bit To 24-Bit Registerd
Bus Exchanger with 3-State Outputs

Timing Requirements Over Operating Range

Parameters	D	escription	V _{DD} = ±0.1			= 2.5V .2V		= 3.3V .3V	Units
			Min.	Max.	Min.	Max.	Min.	Max.	
fclock	Clock frequency					180		180	MHz
t_{W}	Pulse duration, CLK high or low				3		3		
		A data before CLK↑			3.4		3		
		B data before CLK↑			1.0		0.8		
		SEL before CLK↑			1.3		1.1		
t _{SU}	Setup time	CLKENA1 or CLKENA2 before CLK↑			2.8		2.5		
		CLKENB1 or CLKENB2 before CLK↑			2.5		2.2		ns
		OE before CLK↑			3.2		2.8		115
		A data after CLK↑			0.2		0.1		
		B data after CLK↑			1.3		1.1		
		SEL after CLK↑			1.0		0.8		
t _h	Hold time	CLKENA1 or CLKENA2 after CLK↑			0.4		0.3		
		CLKENB1 or CLKENB2 after CLK↑			0.5		0.4		
		OE after CLK↑			0.2		0.1		

Note:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.



PI74ALVTC16268 2.5V 12-Bit To 24-Bit Registerd Bus Exchanger with 3-State Outputs

Switching Characteristics Over Operating Range

Parameter	From (Input)	To (Output)	$V_{DD} = 1.8V$ $\pm 0.15V$		$V_{DD} = 2.5V$ $\pm 0.2V$		$V_{DD} = 3.3V$ $\pm 0.3V$		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
f_{max}					180		180		MHz
		В			1.8	5.4	1.3	3.8	
4	CLV	A(1B)			1.7	4.8	1.2	3.4	
\mathbf{t}_{pd}	CLK	B(2B)			1.8	4.8	1.3	3.4	
		A(SEL)			2.4	5.8	1.7	4.1	
t_{en}		В			2.6	6.1	1.8	4.3	ns
t _{dis}	CLK	В			2.5	5.9	1.8	4.1	
t _{en}		A			1.8	5.1	1.3	3.6	
t _{dis}		A			2.1	5.0	1.5	3.5	

Notes:

- 1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.

Operating Characteristics, $T_A = 25^{\circ}C$

Daramat	Parameters		$\mathbf{V_{DD}} = 2.5 \mathrm{V} \pm 0.2 \mathrm{V}$	$V_{DD} = 3.3V \pm 0.3V$	Units	
Parameters		Test Conditions	Typical	Typical	Units	
Cpd Power			TBD	TBD	"E	
Dissipation Capacitance	Outputs Disabled	$C_L = 0 pF,$ f = 10 MHz	TBD	TBD	pF	

8


PXXXX 04/12/00




PI74ALVTC16268 2.5V 12-Bit To 24-Bit Registerd Bus Exchanger with 3-State Outputs


Test Circuits and Switching Waveforms

Parameter Measurement Information (VDD=1.65V-3.6V)





Setup, Hold, and Release Timing




Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns, measured from 10% to 90%, unless otherwise specified.
- The outputs are measured one at a time with one transition per measurement.


Switch Position

Test	S1
t_{PD}	Open
t _{PLZ} /t _{PZL}	2 x V _{DD}
t _{PHZ} /t _{PZH}	GND


Pulse Width



Propagation Delay



Enable Disable Timing



Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

9 PXXXX 04/12/00