

35-W 48-V Input Isolated DC/DC Converter



Features

- Input Voltage Range: 36V to 75V
- 35W Output Power
- 90% Efficiency
- 1500 VDC Isolation
- Low Profile (8 mm)
- Adjustable Output Voltage
- Dual-Logic On/Off Enable
- Power-Up Sequence Control

EXCALIBUR

- Differential Remote Sense
- Over-Current Protection
- Space Saving Package
- Solderable Copper Case
- Safety Approvals Pending

Description

The PT3400 Excalibur™ power modules are a series of 35-W rated DC/DC converters housed in a low-profile space-saving copper case. Fully isolated for telecom applications, the series includes a number of standard voltages, including 1.0 VDC. Other applications include industrial, high-end computing, and other distributed power applications that require input-to-output isolation.

PT3400 modules incorporate a feature that simplifies the design of multiple voltage power supplies in DSP and ASIC applications. Using the SEQ control pin, the output voltage of two PT3400 modules in a power supply system can be made to self sequence at power-up. Other features include output voltage adjust, over-current protection, input undervoltage lockout, and a differential remote sense to compensate for any voltage drop between the converter and load.

Ordering Information

 $PT3401 \Box = 3.3V/10A$ (33W) $PT3402 \Box = 2.5V/12A$ (30W) $PT3403 \Box = 1.8V/12A$ (21.6W) $PT3404 \Box = 1.5V/16A$ (24W) $PT3405 \Box = 1.4V/16A$ (22.4W) $PT3406 \Box = 1.2V/16A$ (19.2W) $PT3407 \Box = 1V/16A$ (16W) $PT3408 \Box = 5V/7A$ (35W)

PT Series Suffix (PT1234x)

Case/Pin Configuration	Order Suffix	Package Code
Vertical	N	(EPL)
Horizontal	Α	(EPM)
SMD	C	(EPN)


(Reference the applicable package code drawing for the dimensions and PC board layout)

Pin-Out Information

Pin	Function
1	EN 1
2	EN 2*
3	$-V_{in}$
4	$+V_{in}$
5	SEQ
6	V _{out} Adj
7	$-V_{sense}$
8	$-V_{out}$
9	$-V_{out}$
10	$-V_{out}$
11	$+V_{out}$
12	+ V_{out}
13	+ V_{out}
14	$+V_{sense}$

* Negative logic Shaded functions indicate those pins that are referenced to -V_{in}.

Standard Application



- † An output capacitor is required on models with an output voltage less than 2.5 V.
- * $-V_{sense}$ (pin 7) must be connected to $-V_{out}$, either at the load or directly to pin 8 of the converter.



35-W 48-V Input Isolated **DC/DC Converter**

Specifications (Unless otherwise stated, T_a =25°C, V_{in} =48V, C_{in} =0μF, I_o =I_omax, and C_{out} as required)

Characteristic	Symbol	Conditions		Min	Тур	Max	Units
Output Current	I_o	Over V _{in} range	$V_{o} = 1.5V \\ V_{o} = 1.8V/2.5V \\ V_{o} = 3.3V \\ V_{o} = 5V$	0 0 0 0	_ _ _	16 12 10 7	A
Input Voltage Range	V _{in}	Over Io Range		36	48	75	VDC
Set Point Voltage Tolerance	Votol	-		_	±1	±2	$%V_{o}$
Temperature Variation	Reg _{temp}	$-40^{\circ} \le T_a \le +85^{\circ}C$, $I_o = I_o min$		_	±0.8	_	%Vo
Line Regulation	Regline	Over V _{in} range	$V_o = 5.0V$	_	±5	±20	mV
			V _o ≤3.3V	_	±5	±15	mV
Load Regulation	Regload	Over Io range	$V_o = 5.0V$	_	±1	±15 (1)	mV
			V _o ≤3.3V	_	±1	±10 (1)	mV
Total Output Voltage Variation	ΔV_{o} tot	Includes set-point, line, load, $-40^{\circ} \le \Gamma_a \le +85^{\circ}C$		_	±2	±3	$%V_{o}$
Efficiency	η	$\rm I_{o}$ =70% of $\rm I_{o}max$	$V_{o} = 5V V_{o} = 3.3V V_{o} = 2.5V V_{o} = 1.8V V_{o} = 1.5V V_{o} = 1.2V V_{o} $		91 90 89 85 84 84 82 80		%
V _o Ripple (pk-pk)	V _r	20MHz bandwidth	$V_0 \ge 3.3V$ $V_0 \le 2.5V$	_	50 25	_	mV_{pp}
Transient Response	t _{tr}	0.1A/µs load step, 50% to 75%		_	100	_	μs
Ţ	$\Delta m V_{tr}$	Vo over/undershoot		_	±4	_	%V _o
Output Adjust	V _{adj}		V _o ≥2.5V V _o ≤1.8V	-5 -0	_	+5 +10	$%V_{o}$
Over-Current Threshold	I_{TRIP}	V_{in} =36 V	$V_o = 5.0V$ $V_o = 3.3V$ $V_o = 2.5V/1.8V$ $V_o \le 1.5V$	=	9 12.5 16 20	=	A
Switching Frequency	fs	Over V _{in} range		250	300	350	kHz
Under-Voltage Lockout	UVLO	Rising Falling		_	34 32	_	V
Enable On/Off (Pins 1, 2) Input High Voltage Input Low Voltage	$V_{ m IH} \ V_{ m IL}$	Referenced to -V _{in} (pin 3)		5 -0.3	_	Open (2) +0.4	V
Input Low Current	${ m I}_{ m IL}$			_	0.5	_	mA
Standby Input Current	I _{in} standby	pins 1 & 3 connected		_	5	_	mA
Internal Input Capacitance	Cin			_	1.0	_	μF
External Output Capacitance	Cout		$V_o=1.0V \\ V_o \le 1.8V \\ V_o \ge 2.5V$	470 (3) 330 (3) 0	_	TBD TBD TBD	μF
Isolation Voltage Capacitance Resistance		Input-output/input-case Input to output Input to output		$\frac{1500}{10}$			V pF MΩ
Operating Temperature Range	Ta	Over V _{in} range		-40 (4)	_	85 (5)	°C
Solder Reflow Temperature	T_{reflow}	Surface temperature of module	pins or case		_	215 (6)	°C
Storage Temperature	T_s	_		-40		125	°C
Reliability	MTBF	Per Bellcore TR-332 50% stress, T _a =40°C, ground	benign	2.8	_	_	106 Hrs
Mechanical Shock	_	Per Mil-Std-883D, method 20 1mS, half-sine, mounted to a fi		_	TBD	_	G's
Mechanical Vibration	_	Mil-Std-883D, Method 2007.2 20-2000Hz, PCB mounted	, Vertical Horizontal	_	TBD (7) TBD (7)	_	G's
Weight	_	_		_	34	_	grams
Flammability	_	Materials meet UL 94V-0					

- Notes: (1) If the remote sense feature is not being used, -V_{sense} (pin 7) must be connected to -V_{out} (pin 8).

 (2) The On/Off Enable inputs (pins 1 & 2) have internal pull-ups. They may either be connected to -V_{in} or left open circuit. Leaving pin 1 open-circuit and connecting pin 2 to -V_{in} allows the the converter to operate when input power is applied. The maximum open-circuit voltage of the Enable pins is 10V.

 (3) An output capacitor is required for proper operation for all models in which the output voltage is 1.8VDC or less. For models with an output voltage of 2.5V or higher an output capacitor is optional.

 (4) For operation below 0°C, Cout must have stable characteristics. Use low ESR tantalum capacitors, or capacitors with a polymer type dielectric.

 (5) See Safe Operating Area curves or contact the factory for the appropriate derating.

 (6) During reflow of SMD package version do not elevate the module case, pins, or internal component temperatures above a peak of 215°C. For further guidance refer to the application note, "Reflow Soldering Requirements for Plug-in Surface Mount Products," (SLTA051).

 (7) The case pins on through-hole pin configurations (N & A) must be soldered. For more information see the applicable package outline drawing.



Efficiency - %

'n

35-W 48-V Input Isolated SLTS164B - JULY 2002 - REVISED OCTOBER 2002 **DC/DC Converter PT3408, 5VDC** (See Note A) **PT3402, 2.5 VDC** (See Note A) **PT3401, 3.3 VDC** (See Note A) **Efficiency vs Output Current Efficiency vs Output Current Efficiency vs Output Current** 100 100 90 36.0V 36.0V 36.0V 80 80 -48.0V 48.0V -48.0V -60.0V -60.0V -60.0V 75.0V 75.0V 60 50 50 50 lout (A) lout (A) lout (A) **Ripple vs Output Current Ripple vs Output Current Ripple vs Output Current** V_{IN} ·- 75.0V 75.0V ≥ 30 75.0V ≧ 30 -60.0V -60.0V 60.0V -48.0V 48.0V 48.0V 36.0V -36.0V - 36.0V 10 10 12 0 2 lout (A) lout (A) lout (A) **Power Dissipation vs Output Current Power Dissipation vs Output Current Power Dissipation vs Output Current** 75.0V -- 75.0V -- 75.0V Pd - Watts Pd - Watts -60.0V 60.0V -60.0V - 48.0V - 48.0V - 48.0V 36.0V 36.0V 36.0V 10 3 lout (A) lout (A) lout (A)


Safe Operating Area (See Note B) **Safe Operating Area** (See Note B) **Safe Operating Area** (See Note B) PT3408; V_{IN} =60V PT3401; V_{IN} =60V PT3402; V_{IN} =60V ပ္ 80 ပ္ 80 Airflow Airflow Airflow 70 200LFM 200LFM - 200LFM -60LFM -60LFM -60LFM 50 50 - Nat conv - Nat conv - Nat conv 40 40 30 30 0 5 0 10 lout (A) lout (A) lout (A) Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the Converter.

Note B: SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures



SLTS164B - JULY 2002 - REVISED OCTOBER 2002

35-W 48-V Input Isolated DC/DC Converter



Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the Converter.


Note B: SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures





SLTS164B - JULY 2002 - REVISED OCTOBER 2002

35-W 48-V Input Isolated DC/DC Converter


PT3407, 1.0 VDC (See Note A)







Safe Operating Area (See Note B)



Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the Converter.

Note B: SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures



Operating Features of the PT3400 Series of Isolated DC/DC Converters

Under-Voltage Lockout

An Under-Voltage Lock-Out (UVLO) inhibits the operation of the converter until the input voltage is above the UVLO threshold (see the data sheet specification). Below this voltage, the module's output is held off, irrespective of the state of either the EN1 & EN2 enable controls. The UVLO allows the module to produce a clean transition during both power-up and power-down, even when the input voltage is rising or falling slowly. It also reduces the high start-up current during normal power-up of the converter, and minimizes the current drain from the input source during low-input voltage conditions. The UVLO threshold includes about 1V of hysteresis.

If EN2 (pin 2) is connected to $-V_{in}$ (pin 3) and EN1 (pin 1) is left open, the module will automatically power up when the input voltage rises above the UVLO threshold (see data sheet 'Standard Application' schematic). Once operational, the converter will conform to its operating specifications when the minimum specified input voltage is reached.

Over-Current Protection

To protect against load faults, the PT3400 series incorporates output over-current protection. Applying a load that exceeds the converter's over-current threshold (see applicable specification) will cause the regulated output to shut down. Following shutdown the module will periodically attempt to automatically recover by initiating a soft-start power-up. This is often described as a "hiccup" mode of operation, whereby the module continues in the cycle of succesive shutdown and power up until the load fault is removed. Once the fault is removed, the converter then automatically recovers and returns to normal operation.

Primary-Secondary Isolation

Electrical isolation is provided between the input terminals (primary) and the output terminals (secondary). All converters are production tested to a primary-secondary withstand voltage of 1500VDC. This specification complies with UL60950 and EN60950 and the requirements for operational isolation. Operational isolation allows these converters to be configured for either a positive or negative input voltage source. The data sheet 'Pin-Out Information' uses shading to indicate which pins are associated with the primary. They include pins 1 through 4, inclusive.


Input Current Limiting

The converter is not internally fused. For safety and overall system protection, the maximum input current to the converter must be limited. Active or passive current limiting can be used. Passive current limiting can be a fast acting fuse. A 125-V fuse, rated no more than 5A, is recommended. Active current limiting can be implemented with a current limited "Hot-Swap" controller.

Thermal Considerations

Airflow may be necessary to ensure that the module can supply the desired load current in environments with elevated ambient temperatures. The required airflow rate may be determined from the Safe Operating Area (SOA) thermal derating chart (see converter specifications). The recommended direction for airflow is into the longest side of the module's metal case. See Figure 1-1.

Figure 1-1



Recommended direction for airflow is into (perpendicular to) the longest side

Adjusting the Output Voltage of the 30W-Rated PT3400 Series of Isolated DC/DC Converters

The output voltage of the PT3400 ExcaliburTM series of isolated DC/DC converters may be adjusted over a limited range from the factory-trimmed nominal value. Adjustment is accomplished with a single external resistor. The placement the resistor determines the direction of adjustment, either up or down, and the value of the resistor the magnitude of adjustment. Table 3-1 gives the allowable adjustment range for each model in the series as V_a (min) and V_a (max) respectively. Note that converters with an output voltage of 1.8V or less can only be adjusted up 1.

Adjust Up: An increase in the output voltage is obtained by adding a resistor, R_1 between V_0 Adj (pin 6), and $-V_{sense}$ (pin 7).

Adjust Down (*PT3401*, *PT3402*, & *PT3408 Only*): Add a resistor (\mathbb{R}_2), between V_o Adj (pin 6) and $+V_{sense}$ (pin 14).

Refer to Figure 3-1 and Table 3-2 for both the placement and value of the required resistor, R_1 or (R_2) .

The values of R_1 [adjust up], and (R_2) [adjust down], can also be calculated using the following formulas.

$$R_1 \qquad = \qquad \frac{2 \cdot R_o}{V_a - V_o} \quad - \ R_s \qquad k \Omega \label{eq:relation}$$

$$\frac{(R_2)}{V_0 - V_2} = \frac{R_0 (V_a - 2)}{V_0 - V_2} - R_s \quad k\Omega$$

Where, V_a = Adjusted output voltage

Vo = Original output voltage

 R_o = Resistor constant in Table 3-1

 R_s = Internal series resistance in Table 3-1

Notes:

- 1. The output voltage of the PT3401 (3.3V), PT3402 (2.5V), and PT3408 (5V) may be adjusted either higher or lower. All other models, which have an output voltage of 1.8V or less, can only be adjusted higher.
- 2. Use only a single 1% resistor in either the R_1 or (R_2) location. Place the resistor as close to the converter as possible.
- 3. Never connect capacitors to V_0 Adj. Any capacitance added to this pin will affect the stability of the converter.
- If the output voltage is increased, the maximum load current must be derated according to the following equation.

$$I_o(max) = \frac{V_o \times I_o(rated)}{V_a}$$

In any instance, the load current must not exceed the converter's rated output current I_o(rated) in Table 3-1.

Figure 3-1




Table 3-1

DC/DC CONVE	RTER ADJUSTI	MENT RANGE AND	FORMULA PARA	METERS				
Series Pt #	PT3408	PT3401	PT3402	PT3403	PT3404	PT3405	PT3406	PT3407
I _o (rated) 4	7A	10A	12A	12A	16A	16A	16A	16A
Vo(nom)	5V	3.3V	2.5V	1.8V	1.5V	1.4V	1.2V	1.0V
V _a (min)	4.75V	3.135V	2.375V	N/A 1				
V _a (max)	5.25V	3.465V	2.625V	1.98V	1.65V	1.54V	1.32V	1.2V
R _o (kΩ)	8.87	9.76	10.0	6.49	7.5	7.5	7.5	7.5
R _s (kΩ)	66.5	66.5	29.4	66.5	100.0	100.0	100.0	66.5

Table 3-2

	ERTER ADJUST								
Series Pt #	PT3408	PT3401	PT3402		PT3403	PT3404	PT3405	PT3406	PT3407
/o(nom)	5V	3.3V	2.5V		1.8V	1.5V	1.4V	1.2V	1.0V
/ _a (req'd)				V _a (req'd)					
5.25	$4.5 \mathrm{k}\Omega$			1.975	$7.7\mathrm{k}\Omega$				
5.20	22.2kΩ			1.950	$20.0 \mathrm{k}\Omega$				
5.15	51.8kΩ			1.925	37.3 k Ω				
5.10	111.0kΩ			1.900	63.3 k Ω				
5.05	288.0kΩ			1.875	107.0kΩ				
5.00				1.850	$193.0 \mathrm{k}\Omega$				
4.95	(457.0)kΩ			1.825	453.0 k Ω				
4.90	(191.0)kΩ			1.800					
4.85	(102.0)kΩ								
4.80	(57.7)kΩ			1.650		$0.0 \mathrm{k}\Omega$			
4.75	(31.1)kΩ			1.625		20.0kΩ			
				1.600		50.0kΩ			
3.465		51.8kΩ		1.575		100.0kΩ			
3.432		81.4kΩ		1.550		200.0kΩ			
3.399		131.0kΩ		1.525		500.0kΩ	20.0kΩ		
3.366		229.0kΩ		1.500			50.0kΩ		
3.333		525.0kΩ		1.475			100.0kΩ		
3.330				1.450			200.0kΩ		
3.267		(308.0)kΩ		1.425			500.0kΩ		
3.234		(116.0)kΩ		1.400					
3.201		(51.9)kΩ		-					
3.168		(19.9)kΩ		1.32				25.0kΩ	
3.135		(0.0) k Ω		1.30				50.0kΩ	
				1.28				87.5kΩ	
2.625			131.0kΩ	1.26				150.0kΩ	
2.600			171.0kΩ	1.24				275.0kΩ	
2.575			237.0kΩ	1.22				650.0kΩ	
2.550			371.0kΩ	1.20					8.5kΩ
2.525			771.0kΩ	1.15					33.5kΩ
2.500				1.10					83.5kΩ
2.475			(161.0)kΩ	1.08					121.0kΩ
2.450			(60.6)kΩ	1.06					184.0kΩ
2.425			(27.3)kΩ	1.04					309.0kΩ
2.400			(10.6)kΩ	1.02					683.0kΩ
2.375			(0.0)kΩ	1.00					

 $R_1 = Black$ $R_2 = (Blue)$

Using the On/Off Enable Controls on the PT3400 Series of DC/DC Converters

The PT3400 series of DC/DC converters incorporate two output enable controls. EN1 (pin 1) is the 'positive enable' input, and EN2 (pin 2) is the 'negative enable' input. Both inputs are electrically referenced to $-V_{in}$ (pin 3), at the input or primary side of the converter. The enable pins are ideally controlled with an open-collector (or open-drain) discrete transistor. A pull-up resistor is not required. If a pull-up resistor is added, the pull-up voltage must be limited to 15V. The logic truth table for EN1 and EN2 is given in Table 2-1, below.

Table 2-1; On/Off Enable Logic

EN1 (pin 1)	EN2 (pin 2)	Output Status
0	×	Off
1	0	On
×	1	Off

Logic '0' = -Vin (pin 3) potential

Logic '1' = Open Circuit


Automatic (UVLO) Power-Up

Connecting EN2 to $-V_{in}$ and leaving EN1 open-circuit configures the converter for automatic power up (see data sheet 'Standard Application'). The converter control circuitry incorporates an 'under-voltage lockout' (UVLO), which disables the converter until a minimum input voltage is present at $\pm V_{in}$ (see data sheet specifications). The UVLO ensures a clean transition during power up and power down, allowing the converter to tolerate a slowly rising input voltage. For most applications EN1 and EN2, can be configured for automatic power-up.

Positive Output Enable (Negative Inhibit)

To configure the converter for a positive enable function, connect EN2 to $-V_{in}$, and apply the system On/Off control signal to EN1. In this configuration, applying less than 0.8V (with respect to $-V_{in}$) to EN1 disables the converter outputs. Figure 2-1 is an example of this implemention.


Figure 2-1; Positive Enable Configuration



Negative Output Enable (Positive Inhibit)

To configure the converter for a negative enable function, EN1 is left open circuit, and the system On/Off control signal is applied to EN2. Applying less than 0.8V (with respect to $-V_{\rm in}$) to EN2, enables the converter outputs. An example of this configuration is provided in Figure 2-2. Note: The converter will only produce an output voltage if a valid input voltage is applied to $\pm V_{in}$.


Figure 2-2; Negative Enable Configuration



On/Off Enable Turn-On Time

The total turn-on time of the module is the combination of a short delay period, followed by the time it takes the output voltage to rise to full regulation. When the converter is enabled from the *EN1* or *EN2* control inputs, the turn-on delay time (measured from the transition of the enable signal to the instance the outputs begin to rise) is typically 50 milliseconds. By comparison, the rise time of the output voltage is relatively short, and is between 1 and 2 milliseconds. The rise time varies with input voltage, output load current, output capacitance, and the *SEQ* pin function. Figure 2-3 shows the power-up response of a PT3401 (3.3V), following the removal of the ground signal at EN1 in Figure 2-1.

Figure 2-3; PT3401 Enable Turn-On



Using the Power-Up Sequencing Feature of the PT3400 Series of DC/DC Converters

Introduction

Power-up sequencing is a term used to describe the order and timing that supply voltages power up in a multi-voltage power supply system. Multi-voltage power supply architectures are a common place requirement in electronic circuits that employ high-performance microprocessors or digital signal processors (DSPs). These circuits require a tightly regulated low-voltage supply for the processor core, and a higher voltage to power the processor's system interface or I/O circuitry. Powerup sequencing is often required between two such voltages in order to manage the voltage differential during the brief period of power-up. This reduces stress and improves the long term reliability of the dual-voltage devices and their associated circuitry. The most popular solution is termed "Simultaneous Startup," whereby the two affected voltages both start at the same time and then rise at the same rate.

Configuration for Power-up Sequencing

The PT3400 series converters have a feature that allows individual modules to be easily configured for simultaneous startup. Using the SEQ control (pin 5), two PT3400 modules are simply interconnected with just a few passive components. This eliminates much of the application circuitry that would otherwise be required for this type of setup. The schematic is given in Figure 4-1. The setup is relatively simple but varies slightly with the combination of output voltages being sequenced. Capacitor C₃ (5) is only required when the modules selected are a mix between a high-voltage module (3.3V through 1.8V), and a lowvoltage module (≤ 1.5 V). For all other configurations C₃ is replaced by a wire link. For clarification Table 4-1 indicates which modules are a high voltage type (Type A), and which are a low voltage type (Type B). Table 4-2 provides guidance as to the one combination that requires the capacitor C₃. Examples of waveforms obtained from a sequenced start-up between two PT3400 series modules are provided in Figure 4-2, Figure 4-3, and Figure 4-4. In each case the voltage difference during the synchronized portion of the power up sequence is typically within 0.4V. Both the timing and tracking of output voltages during the power-up sequence will vary slightly with input voltage, temperature, and with differences in the output capacitance and load current between the two converter modules.

This power-up sequencing solution may not be suitable for every application. To ensure compatibility the application should be tested against all variances. For additional support please contact a Plug-in Power applications specialist.

Table 4-1; PT3400 Module Type Identification

PART No.	VOUT	TYPE A	TYPE B
PT3401	(3.3V)	×	
PT3402	(2.5V)	×	
PT3403	(1.8V)	×	
PT3404	(1.5V)		×
PT3405	(1.4V)		×
PT3406	(1.2V)	•	×
PT3407	(1.0V)		×

Table 4-2; Value of C₃ in Sequencing Setup

MODULE #1	MODULE #2	C ₃	COMMENTS
A	A	Wire link	Waveforms given in Figure 4-2
В	В	Wire link	Waveforms given in Figure 4-3
A	В	0.1μF (5)	Waveforms given in Figure 4-4

Notes

- The two converters configured for sequenced power up <u>must be</u> located close together on the same printed circuit board.
- 2. When configured for power-up sequencing, a minimum of $1,000\mu F$ output capacitance is recommended at the output of each converter.
- The best results are obtained if a load of 1A or greater is present at both converter outputs.
- 4. The capacitors, C₁ and C₂, should each be placed close to their associated converter, Module #1, and Module #2 respectively. Combining C₁ and C₂ to a single capacitor of equivalent value is not recommended.
- 5. The capacitor C₃ is only required whenever a Type A and Type B converter are connected together for sequenced power-up. In this event C₃ should always be connected to the *SEQ* control (pin 5) of the Type B module, or the converter with the lowest output voltage. For all other converter configurations C₃ is not required, and is replaced by a copper trace or wire link.
- The capacitors selected for C₁, C₂, & C₃ should be of good quality and have stable characteristics. Capacitors with an X7R dielectric, and 5% tolerance are recommended.
- 7. The enable controls, EN1 & EN2, are optional for a sequenced pair of converters. If an enable signal is desired, EN1 or EN2 of both converters units must be controlled from a single transistor.



Figure 4-1; Configuration for Power-Up Sequencing






Figure 4-3; Power-Up Sequence Example with Two Type 'A' Modules




The adjacent plot shows an example of power-up sequencing between two Type 'A' modules. In this example the PT3401 (3.3V) and PT3402 (2.5V) are featured. Each converter had a constant current load of 5A applied to its respective output.

Figure 4-2; Power-Up Sequence Example with Two Type 'B' Modules



The adjacent plot shows an example of power-up sequencing between two Type 'B' modules. In this example the PT3405 (1.4V) and PT3406 (1.2V) are featured. Each converter had a constant current load of 5A applied to its respective output.

Figure 4-4; Power-Up Sequence Example Using Type 'A' & 'B' Modules



The adjacent plot shows an example of power-up sequencing between a Type 'A' and a Type 'B' module. In this example the PT3401 (3.3V) and PT3405 (1.4V) are featured. Each converter had a constant current load of 5A applied to its respective output.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated