



STEREO AUDIO CODEC WITH USB INTERFACE, SINGLE-ENDED ANALOG INPUT/OUTPUT AND S/PDIF

FEATURES

- PCM2904: Without S/PDIF
- PCM2906: With S/PDIF
- On-Chip USB Interface:
 - With Full-Speed Transceivers
 - Fully Compliant With USB 1.1 Specification
 - Certified by USB-IF
 - Partially Programmable Descriptors⁽¹⁾
 - USB Adaptive Mode for Playback
 - USB Asynchronous Mode for Record
 - Bus Powered
- 16-Bit Delta-Sigma ADC and DAC
- Sampling Rate:
 - DAC: 32, 44.1, 48 kHz
 - ADC: 8, 11.025, 16, 22.05, 32, 44.1, 48 kHz
- On-Chip Clock Generator With Single 12-MHz Clock Source
- Single Power Supply: 5 V Typical (V_{BUS})
- Stereo ADC:
 - Analog Performance at V_{BUS} = 5 V
 - THD+N = 0.01%
 - SNR = 89 dB
 - Dynamic Range = 89 dB
 - Decimation Digital Filter
 - Pass-Band Ripple = ± 0.05 dB
 - Stop-Band Attenuation = -65 dB
 - Single-Ended Voltage Input
 - Antialiasing Filter Included
 - Digital LCF Included
- Stereo DAC:
 - Analog Performance at V_{BUS} = 5 V
 - THD+N = 0.005%

- SNR = 96 dB
- Dynamic Range = 93 dB
- Oversampling Digital Filter
- Pass-Band Ripple = ± 0.1 dB
- Stop-Band Attenuation = -43 dB
- Single-Ended Voltage Output
- Analog LPF Included
- Multifunctions:
 - HID Volume ± Control and Mute Control
 - Suspend Flag
- Package: 28-Pin SSOP, Lead-Free Product

APPLICATIONS

- USB Audio Speaker
- USB Headset
- USB Monitor
- USB Audio Interface Box

DESCRIPTION

The PCM2904/2906 is Texas Instruments single-chip USB stereo audio codec with USB 1.1 compliant full-speed protocol controller and S/PDIF (PCM2906 only). The USB protocol controller works with no software code, but the USB descriptors can be modified in some areas (for example, vendor ID/product ID). The PCM2904/2906 employs a USB data tracking system, which is TI's SpAct™ audio clock recovery architecture. The on-chip analog PLLs with the SpAct audio clock recovery architecture enables independent playback and record sampling rates with low clock jitter.

Clock Recovery

The input signal is reclocked with the patented SpAct audio clock recovery architecture for maximum quality.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

(1)The descriptor can be modified by changing a mask.

SpAct is a trademark of Texas Instruments.

Other trademarks are the property of their respective owners.



SLES042 - JUNE 2002





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGING ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
DOMOGO ADD	00 1 10000	28DB	0500 1- 0500	DOM 1000 4	PCM2904DB	Rails
PCM2904DB	28-lead SSOP	2006	–25°C to 85°C	PCM2904	PCM2904DBR	Tape and reel
DOMOGOODD	00 1 10000	0000	0500 1- 0500	DOMAGGG	PCM2906DB	Rails
PCM2906DB	28-lead SSOP	28DB	–25°C to 85°C	PCM2906	PCM2906DBR	Tape and reel

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		PCM2904/PCM2906	UNIT	
Supply voltage, VBUS		6.5	V	
Ground voltage differe	nces, AGNDC, AGNDP, AGNDX, DGND, DGNDU ±0.1			
SEL0, SEL1, TEST0		-0.3 to 6.5	.,	
Digital input voltage	D+, D-, HID0, HID1, HID2, XTI, XTO, TEST1, SSPND	-0.3 to (V _{DDI} + 0.3)	V	
A sala n'anatas kana	VINL, VINR, VCOM, VOUTR, VOUTL	-0.3 to V _{CCCI} + 0.3)		
Analog input voltage	VCCCI, VCCP1I, VCCP2I, VCCXI, VDDI	-0.3 to 4	V	
Input current (any pine	s except supplies)	±10	mA	
Ambient temperature	under bias	-40 to 125	°C	
Storage temperature,	T_{stg}	-55 to 150	°C	
Junction temperature T _J		150	°C	
Lead temperature (soldering) 260		°C, 5 s		
Package temperature	(IR reflow, peak)	260	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



ELECTRICAL CHARACTERISTICS

all specifications at $T_A = 25$ °C, V_{BUS} , = 5 V, $f_S = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital Inpu	t/Output	•	•			•
	Host interface	Apply USB Revision 1.1, full speed				
	Audio data format	USB isochronous data format				
Input Logic		•	•			•
V _{IH} (1)			2		3.3	
V _{IL} (1)	1				0.8	1
V _{IH} (2) (3)	1		2.52		3.3	1
V _{IL} (2) (3)	- Input logic lovel				0.9) / d =
V _{IH} (4)	Input logic level		2		5.25	Vdc
V _{IL} (4)	1				0.8	1
V _{IH} (5)	1		2.52		5.25	1
V _{IL} (5)	1				0.9	1
I _{IH} (1)(2)(4)		V _{IN} = 3.3 V			±10	
I _{IL} (1)(2)(4)]	V _{IN} = 0 V			±10	
I _{IH} (3)		V _{IN} = 3.3 V		50	80	
I _{IL} (3)	Input logic current	V _{IN} = 0 V			±10	μΑ
I _{IH} (5)]	V _{IN} = 3.3 V		65	100	
I _{IL} (5)]	V _{IN} = 0 V			±10	
Output Log	ic	·				
VOH ⁽¹⁾			2.8			
VOL ⁽¹⁾]				0.3	
VOH ⁽⁶⁾	Output logic lovel	$I_{OH} = -4 \text{ mA}$	2.8			Vdc
VOL ⁽⁶⁾	Output logic level	I _{OL} = 4 mA			0.5	Vac
V _{OH} (7)		$I_{OH} = -2 \text{ mA}$	2.8			
V _{OL} (7)		$I_{OL} = 2 \text{ mA}$			0.5	
Clock Frequency	uency					
	Input clock frequency, XTI		11.994	12.000	12.006	MHz
ADC Chara	cteristics					
	Resolution			8, 16		bits
	Audio data channel			1, 2		channel
Clock Frequency	uency					
f _S	Samplingfrequency		8, 11.025, 1	6, 22.05, 32	, 44.1, 48	kHz
DC Accura	<u></u>					
	Gain mismatch, channel-to-channel			±1	±5	%FSR
	Gain error			±2	±10	%FSR
	Bipolar zero error			±0		%FSR

⁽¹⁾ Pins 1, 2: D+, D– (2) Pin 21: XTI (3) Pins 5, 6, 7: HIDO, HID1, HID2 (4) Pins 8, 9: SEL0, SEL1 (5) Pin 24: DIN

⁽⁶⁾ Pin 25: DOUT (7) Pin 28: SSPND



ELECTRICAL CHARACTERISTICS(continued)

all specifications at $T_A = 25$ °C, V_{BUS} , = 5 V, $f_S = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Dynamic	cPerformance ⁽¹⁾		II.			
		$V_{IN} = -0.5 \text{ dB}^{(2)}, V_{CCCI} = 3.67 \text{ V}$		0.01%	0.02%	
THD+N	Total harmonic distortion plus noise	$V_{IN} = -0.5 \text{ dB}(3)$		0.1%		
		$V_{IN} = -60 \text{ dB}$		5%		
	Dynamic range	A-weighted	81	89		dB
	S/N ratio	A-weighted	81	89		dB
	Channelseparation		80	85		dB
Analog I	nput	•	•			•
	Inputvoltage			0.6 VCCCI		Vp–р
	Centervoltage			0.5 V _{CCCI}		V
	Inputimpedance			30		kΩ
	Antiplication filtrafer and a company	−3 dB		150		kHz
	Antialiasing filter frequency response	f _{IN} = 20 kHz		-0.08		dB
Digital F	ilter Performance	•				
	Pass band				0.454 f _S	Hz
	Stop band		0.583 f _S			Hz
	Pass-band ripple				±0.05	dB
	Stop-bandattenuation		-65			dB
^t d	Delay time			17.4/f _S		S
	LCF frequency response	−3 dB		0.078 f _S		MHz
DACCha	aracteristics	•				
	Resolution			8, 16		bits
	Audio data channel			1, 2		channel
ClockFr	requency	•				
f _S	Samplingfrequency			32, 44.1, 48		kHz
DC Accu	ıracy	•				
	Gain mismatch, channel-to-channel			±1	±5	%FSR
	Gain error			<u>±2</u>	±10	%FSR
	Bipolar zero error			<u>+2</u>		%FSR
Dynamic	cPerformance ⁽⁴⁾					
THD+N	Total harmonia diatortian pluo naisa	V _{OUT} = 0 dB		0.005%	0.016%	
I UD+N	Total harmonic distortion plus noise	V _{OUT} = -60 dB		3%		
	Dynamic range	EIAJ, A-weighted	87	93		dB
SNR	Signal-to-noiseratio	EIAJ, A-weighted	90	96		dB
	Channelseparation		86	92		dB

⁽¹⁾ f_{IN} = 1 kHz, using the System Two™ audio measurement system by Audio Precision™ in RMS mode with 20 kHz LPF, 400 Hz HPF.

⁽²⁾ Using external voltage regulator for V_{CCCI} (as shown in Figure 37, using REG103xA–A)
(3) Using internal voltage regulator for V_{CCCI} (as shown in Figure 39)
(4) f_{OUT} = 1 kHz, using the System Two audio measurement system by Audio Precision in RMS mode with 20 kHz LPF, 400 Hz HPF.




ELECTRICAL CHARACTERISTICS(continued)

all specifications at T_A = 25°C, V_{BUS}, = 5 V, f_S = 44.1 kHz, f_{IN} = 1 kHz, 16-bit data, unless otherwise noted

Analog	Output					
٧o	Output voltage		0.0	⁶ VCCCI		Vp-p
	Center voltage		0.9	5 VCCCI		V
	Loadimpedance	AC coupling	10			kΩ
	I DE fragues au roop anno	−3 dB		250		kHz
	LPF frequency response	f = 20 kHz		-0.03		dB
	Digital filter performance					
	Pass band				0.445 f _S	Hz
	Stop band		0.555 f _S			Hz
	Pass-band ripple				±0.1	dB
	Stop-bandattenuation		-43			dB
t _d	Delay time			14.3 f _S		S
Power	Supply Requirements					
V _{BUS}	Voltage range		4.35	5	5.25	VDC
	Complex compact	ADC, DAC operation		56	67	mA
	Supply current	Suspend mode (1)		210		μΑ
D-	Downwinsingtion	ADC, DAC operation	DC, DAC operation		352	mW
P_{D}	Power dissipation	Suspend mode (1)		1.05		IIIVV
	Internal power supply voltage(2)		3.25	3.35	3.5	VDC
Temper	rature Range					
	Operatingtemperature		-25		85	°C
θ JA	Thermalresistance	28-pin SSOP		100		°C/W

⁽¹⁾ In USB suspend state

PIN ASSIGNMENTS



⁽²⁾ Pins 10, 17, 19, 23, 27: VCCCI, VCCP1I, VCCP2I, VCCXI, VDDI



PCM2904 Terminal Functions

TERMIN	NAL		
NAME	NO.	1/0	DESCRIPTION
AGNDC	11	_	Analog ground for codec
AGNDP	18	-	Analog ground for PLL
AGNDX	22	_	Analog ground for oscillator
D-	2	I/O	USB differential input/output minus ⁽¹⁾
D+	1	I/O	USB differential input/output plus(1)
DGND	26	_	Digital ground
DGNDU	4	-	Digital ground for USB transceiver
HID0	5	1	HID key state input (mute), active high(3)
HID1	6	1	HID key state input (volume up), active high(3)
HID2	7	Ι	HID key state input (volume down), active high ⁽³⁾
SEL0	8	ı	Must be set to high(5)
SEL1	9	Ι	Must be set to high(5)
SSPND	28	0	Suspend flag, active low (Low: suspend, High: operational)
TEST0	24	I	Test pin, must be connected to GND
TEST1	25	0	Test pin, must be left open
V _{BUS}	3	ı	Connect to USB power (VBUS)
VCCCI	10	_	Internal analog power supply for codec ⁽⁴⁾
VCCP1I	17	_	Internal analog power supply for PLL(4)
VCCP2I	19	_	Internal analog power supply for PLL ⁽⁴⁾
VCCXI	23	-	Internal analog power supply for oscillator ⁽⁴⁾
VCOM	14	_	Common for ADC/DAC (V _{CCCI/2}) (4)
V _{DDI}	27	_	Internal digital power supply ⁽⁴⁾
V _{IN} L	12	I	ADC analog input for L-channel
V _{IN} R	13	I	ADC analog input for R-channel
VOUTL	16	0	DAC analog output for L-channel
V _{OUT} R	15	0	DAC analog output for R-channel
XTI	21	ı	Crystal oscillator input(2)
XTO	20	0	Crystal oscillator output

⁽¹⁾ LV-TTL level

^{(2) 3.3-}V CMOS-level input

^{(3) 3.3-}VCMOS-level input with internal pulldown. This pin informs the PC of serviceable control signals such as mute, volume up, or volume down, which have no direct connection with the internal DAC or ADC. See the *volume control* and *mute control* section.

⁽⁴⁾ Connect a decoupling capacitor to GND

⁽⁵⁾ TTL Schmitt trigger, 5 V tolerant



PCM2906 Terminal Functions

TERMINAL						
NAME	NO.	1/0	DESCRIPTIONS			
AGNDC	11	_	Analog ground for codec			
AGNDP	18	_	nalog ground for PLL			
AGNDX	22	_	Analog ground for oscillator			
D-	2	I/O	USB differential input/output minus ⁽¹⁾			
D+	1	I/O	USB differential input/output plus ⁽¹⁾			
DGND	26	_	Digital ground			
DGNDU	4	-	Digital ground for USB transceiver			
DIN	24	I	S/PDIF input ⁽⁵⁾			
DOUT	25	0	S/PDIF output			
HID0	5	1	HID key state input (mute), active high ⁽³⁾			
HID1	6	I	HID key state input (volume up), active high(3)			
HID2	7	1	HID key state input (volume down), active high(3)			
SEL0	8	1	Must be set to high(6)			
SEL1	9	I	Must be set to high(6)			
SSPND	28	0	Suspend flag, active low (Low: suspend, High: operational)			
V _{BUS}	3	1	Connected to USB power (VBUS)			
VCCCI	10	_	Internal analog power supply for codec ⁽⁴⁾			
VCCP1I	17	_	Internal analog power supply for PLL ⁽⁴⁾			
VCCP2I	19	_	Internal analog power supply for PLL ⁽⁴⁾			
VCCXI	23	_	Internal analog power supply for oscillator ⁽⁴⁾			
VCOM	14	_	Common for ADC/DAC (V _{CCCI/2}) (4)			
V_{DDI}	27	_	Internal digital power supply ⁽⁴⁾			
V _{IN} L	12	1	ADC analog input for L-channel			
V _{IN} R	13	I	ADC analog input for R-channel			
VOUTL	16	0	DAC analog output for L-channel			
V _{OUT} R	15	0	DAC analog output for R-channel			
XTI	21	ı	Crystal oscillator input ⁽²⁾			
XTO	20	0	Crystal oscillator output			

⁽¹⁾ LV-TTL level

^{(2) 3.3-}V CMOS-level input

^{(3) 3.3-}VCMOS-level input with internal pulldown. This pin informs the PC of serviceable control signals such as mute, volume up, or volume down, which have no direct connection with the internal DAC or ADC. See the *volume control* and *mute control* section.


⁽⁴⁾ Connect a decouple capacitor to GND

^{(5) 3.3-}V CMOS level input with internal pulldown, 5 V tolerant

⁽⁶⁾ TTL Schmitt trigger, 5 V tolerant




PCM2904 FUNCTIONAL BLOCK DIAGRAM






PCM2906 FUNCTIONAL BLOCK DIAGRAM





BLOCK DIAGRAM OF ANALOG FRONT-END (RIGHT CHANNEL)





TYPICAL CHARACTERISTICS

ADC




Figure 1. THD + N at -0.5 dB vs Temperature




Figure 3. THD + N at -0.5 dB vs Supply Voltage





Figure 2



All specifications at $T_A = 25$ °C, $V_{BUS} = 5$ V, $f_S = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.



ADC





Figure 5. THD + N at -0.5 dB vs Sampling Frequency



DAC





Figure 7. THD + N at 0 dB vs Temperature



All specifications at T_A = 25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{IN} = 1 kHz, 16-bit data, using REG103xA-A, unless otherwise noted.



DAC





Figure 9. THD + N at 0 dB vs Supply Voltage










Figure 11. THD + N at 0 dB vs Sampling Frequency





All specifications at T_A = 25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{IN} = 1 kHz, 16-bit data, using REG103xA-A, unless otherwise noted.



SUPPLY CURRENT










Figure 15. Supply Current vs Temperature in Suspend Mode

All specifications at $T_A = 25^{\circ}C$, $V_{BUS} = 5$ V, $f_S = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.



ADC DIGITAL DECIMATION FILTER FREQUENCY RESPONSE




Figure 16. Overall Characteristic




Figure 17. Stop-Band Attenuation




Figure 18. Pass-Band Ripple





Figure 19. Transient Band Response


All specifications at T_A = 25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{IN} = 1 kHz, 16-bit data, unless otherwise noted.



ADC DIGITAL HIGH-PASS FILTER FREQUENCY RESPONSE



ADC ANALOG ANTIALIASING FILTER FREQUENCY RESPONSE



All specifications at $T_A = 25$ °C, $V_{BUS} = 5$ V, $f_S = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.



DAC DIGITAL INTERPOLATION AND DE-EMPHASIS FILTER FREQUENCY RESPONSE




Figure 24. Stop-Band Attenuation

Figure 25. Pass-Band Ripple





Figure 26. Transient Band Response

All specifications at $T_A = 25$ °C, $V_{BUS} = 5$ V, $f_S = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.



DAC ANALOG FIR FILTER FREQUENCY RESPONSE







Figure 27. Stop-Band Characteristic

Figure 28. Pass-Band Characteristic

DAC ANALOG LOW-PASS FILTER FREQUENCY RESPONSE






Figure 29. Stop-Band Characteristic

Figure 30. Pass-Band Characteristic

All specifications at $T_A = 25$ °C, $V_{BUS} = 5$ V, $f_S = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.



USB INTERFACE

Control data and audio data are transferred to the PCM2904/2906 via D+ (pin 1) and D- (pin 2). All data to/from the PCM2904/2906 is performed at full speed. The following information is described in the device descriptor. The device descriptor can be modified upon request; contact a Texas Instruments representative about the details (see Table 1).

Table 1. Device Descriptor

USB revision	1.1 compliant
Device class	0x00 (device defined interface level)
Device sub class	0x00 (not specified)
Device protocol	0x00 (not specified)
Max packet size for endpoint 0	8 byte
Vendor ID	0x08BB (default value, can be modified)
Product ID	0x2904/0x2906 (default value, can be modified)
Device release number	1.0 (0x0100)
Number of configurations	1
Vendor string	String #1 (see Table 3)
Product string	String #2 (see Table 3)
Serial number	Not supported

The following information is described in the configuration descriptor. The configuration descriptor can be modified upon request, contact a Texas Instruments representative about the details (see Table 2).

Table 2. Configuration Descriptor

Interface	Four interfaces		
Powerattribute	0x80 (Bus powered, no remote wakeup)		
Max power	0xFA (500 mA. Default value, can be modified)		

The following information is described in the string descriptor. The string descriptor can be modified upon request, contact a Texas Instruments representative about the details (see Table 3).

Table 3. String Descriptor

#0	0x0409
#1	Burr-Brown from TI (default value, can be modified)
#2	USB audio codec (default value, can be modified)



DEVICE CONFIGURATION

Figure 31 illustrates the USB audio function topology. The PCM2904/2906 has four interfaces. Each interface is constructed by alternative settings.




Figure 31. USB Audio Function Topology



Interface #0

Interface #0 is the control interface. Alternative setting #0 is the only possible setting for interface #0. Alternative setting #0 describes the standard audio control interface. The audio control interface is constructed by a terminal. The PCM2904/2906 has the following five terminals.

- Input terminal (IT #1) for isochronous-out stream
- Output terminal (OT #2) for audio analog output
- Feature unit (FU #3) for DAC digital attenuator
- Input terminal (IT #4) for audio analog input
- Output terminal (OT #5) for isochronous-in stream

Input terminal #1 is defined as *USB* stream (terminal type 0x0101). Input terminal #1 can accept 2-channel audio streams consisting of left and right channels. Output terminal #2 is defined as a *speaker* (terminal type 0x0301). Input terminal #4 is defined as *microphone* (terminal type 0x0201). Output terminal #5 is defined as a *USB* stream (terminal type 0x0101). Output terminal #5 can generate 2-channel audio streams consisting of left and right channels. Feature unit #3 supports the following sound control features.

- Volume control
- Mute control

The built-in digital volume controller can be manipulated by an audio-class-specific request from 0.0 dB to –64 dB in steps of 1.0dB. Each channel can be set for different values. The master volume control is not supported. A request to the master volume is stalled and ignored. The built-in digital mute controller can be manipulated by audio-class-specific request. A master mute control request is acceptable. A request to an individual channel is stalled and ignored.

Interface #1

Interface #1 is the audio streaming data-out interface. Interface #1 has the following seven alternative settings. Alternative settings are operational settings.

ALTERNATIVE SETTING	DATA FORMAT			TRANSFER MODE	SAMPLING RATE (kHz)	
00		Zerobandwidth				
01	16 bit	Stereo	2s complement (PCM)	Adaptive	32, 44.1, 48	
02	16 bit	Mono	2s complement (PCM)	Adaptive	32, 44.1, 48	
03	8 bit	Stereo	2s complement (PCM)	Adaptive	32, 44.1, 48	
04	8 bit	Mono	2s complement (PCM)	Adaptive	32, 44.1, 48	
05	8 bit	Stereo	Offset binary (PCM8)	Adaptive	32, 44.1, 48	
06	8 bit	Mono	Offset binary (PCM8)	Adaptive	32, 44.1, 48	



Interface #2

Interface #2 is the audio streaming data-in interface. Interface #2 has the following fifteen alternative settings. Alternative setting #0 is the zero-bandwidth setting. All other alternative settings are operational settings.

ALTERNATIVE SETTING	DATA FORMAT			TRANSFER MODE	SAMPLING RATE (kHz)
00			Zero bandwidth		
01	16 bit	Stereo	2s complement (PCM)	Asynchronous	48
02	16 bit	Mono	2s complement (PCM)	Asynchronous	48
03	16 bit	Stereo	2s complement (PCM)	Asynchronous	44.1
04	16 bit	Mono	2s complement (PCM)	Asynchronous	44.1
05	16 bit	Stereo	2s complement (PCM)	Asynchronous	32
06	16 bit	Mono	2s complement (PCM)	Asynchronous	32
07	16 bit	Stereo	2s complement (PCM)	Asynchronous	22.05
08	16 bit	Mono	2s complement (PCM)	Asynchronous	22.05
09	16 bit	Stereo	2s complement (PCM)	Asynchronous	16
0A	16 bit	Mono	2s complement (PCM)	Asynchronous	16
0B	8 bit	Stereo	2s complement (PCM)	Asynchronous	16
0C	8 bit	Mono	2s complement (PCM)	Asynchronous	16
0D	8 bit	Stereo	2s complement (PCM)	Asynchronous	8
0E	8 bit	Mono	2s complement (PCM)	Asynchronous	8

Interface #3

Interface #3 is the interrupt data-in interface. Alternative setting #0 is the only possible setting for interface #3. Interface #3 constructs the HID consumer control device. Interface #3 reports the following three key statuses.

- Mute (0xE209)
- Volume up (0xE909)
- Volume down (0xEA09)

Endpoints

The PCM2904/2906 has the following four endpoints.

- Control endpoint (EP #0)
- Isochronous-out audio data stream endpoint (EP #2)
- Isochronous-in audio data stream endpoint (EP #4)
- HID endpoint (EP #5)

The control endpoint is a default endpoint. The control endpoint is used to control all functions of the PCM2904/2906 by the standard USB request and USB audio class specific request from the host. The isochronous-out audio data stream endpoint is an audio sink endpoint, which receives the PCM audio data. The isochronous-out audio data stream endpoint accepts the adaptive transfer mode. The isochronous-in audio data stream endpoint is an audio source endpoint that transmits the PCM audio data. The isochronous-in audio data stream endpoint uses the asynchronous transfer mode. The HID endpoint is an interrupt-in endpoint. The HID endpoint reports HID0, HID1, and HID2 pin status in every 32 ms.

The human interface device (HID) pins are defined as consumer control devices. The HID function is designed as an independent endpoint from both isochronous-in and -out endpoints. This means that the result obtained from the HID operation depends on the host software. Typically, the HID function is used as a primary audio-out device.

Digital Audio Interface (PCM2906)

The PCM2906 employs S/PDIF for both input and output. Isochronous-out data from the host is encoded to the S/PDIF output and the DAC analog output. Input data is selected from either the S/PDIF or ADC analog input. When the device detects S/PDIF input and successfully locks the received data, the isochronous-out transfer data source automatically selected is S/PDIF; otherwise, the data source selected is the ADC analog input.



Supported Input Data (PCM2906)

The following data formats are accepted by S/PDIF for input and output. All other data formats are unusable as S/PDIF.

- 48-kHz 16-bit stereo
- 44.1-kHz 16-bit stereo
- 32-kHz 16-bit stereo

Mismatch between the input data format and the host command may cause unexpected results, with the following exceptions:

- Recording in monaural format from stereo data input at the same data rate
- Recording in 8-bit format from 16-bit data input at the same data rate

A combination of the two foregoing conditions is also accepted.

For playback, all possible data-rate sources are converted to the 16-bit stereo format at the same source data rate.

Copyright Management (PCM2906)

Isochronous-in data is affected by the serial copy management system (SCMS). When the control bit indicates that the received digital audio data is original, the input digital audio data is transferred to the host. If the data is indicated as first generation or higher, the transferred data is routed to the analog input.

Digital audio data output is always encoded as original with SCMS control.

The implementation of this feature is optional. It is the designer's responsibility to determine whether to implement this feature in a product or not.

Clock and Reset

The PCM2904/2906 requires a 12-MHz (\pm 500 ppm) clock for the USB and audio functions. The clock can be generated by a built-in oscillator with a 12-MHz crystal resonator. The 12-MHz crystal resonator must be connected to XTI (pin 21) and XTO (pin 20) with one high-value (1 M Ω) resistor and two small capacitors, the capacitance of which depends on the load capacitance of the crystal resonator. An external clock can be supplied to XTI (pin 21). If an external clock is used, XTO (pin 20) must be left open. Because there is no clock disabling signal, use of the external clock supply is not recommended. $\overline{\text{SSPND}}$ (pin 28) is unable to use clock disabling.

The PCM2904/2906 has an internal power-on reset circuit, which is triggered automatically when V_{BUS} (pin 3) exceeds 2.5 V typical (2.7 V to 2.2 V). About 700 μ s is required until internal reset release.



INTERFACE SEQUENCE

Power-On, Attach, and Playback Sequence

The PCM2904/2906 is ready for setup when the reset sequence has finished and the USB device is attached. After a connection has been established by setup, the PCM2904/PCM2906 is ready to accept USB audio data. While waiting for the audio data (idle state), the analog output is set to bipolar zero (BPZ).

When receiving the audio data, the PCM2904/2906 stores the first audio packet, which contained 1-ms audio data, into the internal storage buffer. The PCM2904/2906 starts playing the audio data when detecting the following start-of-frame (SOF) packet.




Figure 32. Initial Sequence

Play, Stop, and Detach Sequence

When the host finishes or aborts the playback, the PCM2904/2906 stops playing after the last audio data has played.

Record Sequence

The PCM2904/2906 starts audio capture into the internal memory after receiving the SET_INTERFACE command.

Suspend and Resume Sequence

The PCM2904/2906 enters the suspend state after a constant idle state on the USB bus, approximately 5 ms. While the PCM2904/2906 enters the suspend state, the SSPND flag (pin 28) is asserted. The PCM2904/2906 wakes up immediately upon detecting a non-idle state on the USB.






Figure 33. Play, Stop, and Detach




Figure 34. Record Sequence





Figure 35. Suspend and Resume



PCM2904 TYPICAL CIRCUIT CONNECTION 1

Figure 36 illustrates a typical circuit connection for high-performance PCM2904 application.



NOTES:

 C_3 , C_4 , C_7 , C_8 : 1 μF (These capacitors must be less than 2 μF .)

 $C_1,\,C_2,\,10\,\mu F$

C₅, C₆: 10 pF to 33 pF (depending on crystal resonator)

C₉, C₁₀, C₁₁, C₁₂: The capacitance may vary depending on design.

IC1: REG103xA-A (TI) or equivalent. Analog performance may vary depending on IC1.

Figure 36. Bus-Powered Configuration for High-Performance PCM2904 Application


NOTE:

The circuit illustrated above is for information only. The whole board design should be considered to meet the USB specification as a USB-compliant product.



PCM2906 TYPICAL CIRCUIT CONNECTION 1

Figure 37 illustrates a typical circuit connection for a high-performance PCM2906 application.



NOTES:

 $\text{C}_3,\,\text{C}_4,\,\text{C}_7,\,\text{C}_8{:}\,1~\mu\text{F}$ (These capacitors must be less than 2 $\mu\text{F.})$

 C_1, C_2 : 10 μF

C₅, C₆: 10 pF to 33 pF (depending on crystal resonator)

 $C_9,\,C_{10},\,C_{11},\,C_{12}.$ The capacitance may vary depending on design.

IC1 : REG103xA-A (TI) or equivalent. Analog performance may vary depending on IC1.

Figure 37. Bus-Powered Configuration for High-Performance PCM2906 Application


NOTE:

The circuit illustrated above is for information only. The whole board design should be considered to meet the USB specification as a USB-compliant product.



PCM2904 TYPICAL CIRCUIT CONNECTION 2

Figure 38 illustrates a typical circuit connection for a simple application.



 C_3 , C_4 , C_7 , C_8 : 1 μF (These capacitors must be less than 2 μF .)

C₁, C_{2:} 10 µF

C₅, C₆: 10 pF to 33 pF (depending on crystal resonator)

C₉, C₁₀, C₁₁, C₁₂: The capacitance may vary depending on design.

In this case, the analog performance of the A/D converter may be degraded.

Figure 38. PCM2904 Bus-Powered Configuration


NOTE:

The circuit illustrated above is for information only. The whole board design should be considered to meet the USB specification as a USB compliant product.



PCM2906 TYPICAL CIRCUIT CONNECTION 2

Figure 39 illustrates a typical circuit connection for a simple application.



 $C_3,\,C_4,\,C_7,\,C_8{:}\,1~\mu\text{F}$ (These capacitors must be less than 2 $\mu\text{F.})$

 C_1, C_2 : 10 μF

C₅, C₆: 10 pF to 33 pF (depending on crystal resonator)

C₉, C₁₀, C₁₁, C₁₂: The capacitance may vary depending on design.

In this case, the analog performance of the A/D converter may be degraded.

Figure 39. PCM2906 Bus-Powered Configuration

NOTE:

The circuit illustrated above is for information only. The whole board design should be considered to meet the USB specification as a USB compliant product.




MECHANICAL DATA

DB (R-PDSO-G**)

28 PINS SHOWN

PLASTIC SMALL-OUTLINE



- NOTES:A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated