




2.5V 16-Bit Bus Transceiver and Register with 3-State Outputs

Product Features

- PI74AVC+16652 is designed for low-voltage operation, $V_{CC} = 1.65 \text{V}$ to 3.6V
- True ±24mA Balanced Drive @ 3.3V
- I_{OFF} supports partial power-down operation
- 3.6V I/O Tolerant Inputs and Outputs
- All outputs contain a patented DDC (Dynamic DriveControl) circuit that reduces noise without degrading propagation delay.
- Industrial operation: -40°C to +85°C
- Available Packages:
 - 56-pin 240 mil wide plastic TSSOP (A)
 - -56-pin 173 mil wide plastic TVSOP (K)

Logic Block Diagram



Product Description

Pericom Semiconductor's PI74AVC+ series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed.

The PI74AVC+16652 is a 16-bit bus transceiver and register designed for low 1.65V to 3.6V $V_{\rm CC}$ operation. It consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary Output Enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select Control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. Circuitry used for Select Control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data.

Data on the A or B bus, or both, can be stored in the internal D flipflops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the Select Control or Output Enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-lops by simultaneously enabling OEAB and $\overline{\text{OEBA}}$. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are in the high-impedance state, each set of bus lines remains at its last level configuration.

To ensure the high-impedance state during power up or power down, OEBA should be tied to V_{CC} through a pull-up resistor and OEAB should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sinking current sourcing capability of the driver.

PS8550 07/31/01

1



Product Pin Description

Pin Name	Description
OEAB	Output Enable Inputs (Active HIGH)
-OEBA	Output Enable Inputs (Active LOW)
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Select Control Inputs
xAx	Data Register A Inputs, Data Register B Outputs
xBx	Data Register B Inputs, Data Register A Outputs
GND	Ground
V _{CC}	Power

Pin Configuration

10EAB		56 ☐ 1 0EBA
1CLKAB		55 1 1CLKBA
1CLAB L		54 1 1SBA
GND [53 GND
GND L		53 GND 52 1B1
1A2 🗆		51 1B2
Vcc 🗆		50 Vcc
1A3 🗆		49] 1B3
1A4 🗆		48 1B4
1A5 🗆		47 1B5
GND [46 GND
	12 56-Pin	
	13 A,K	44 1B7
1A8 🗆		43 1B8
2 A 1 🗆		42 2B1
2 A 2 [41 2B2
2 A 3 🗆		40 ☐ 2B3
GND [39 GND
2 A 4 □	19	38 🛘 2B4
2 A 5 🗆	20	37 2B5
2 A 6 🗆	21	36 🛘 2B6
Vcc 🗆	22	35 🗆 Vcc
2 A 7 🗆	23	34 🛘 2B7
2 A 8 🗆	24	33 🛘 2B8
GND [25	32 GND
2SAB □	26	31 🛘 2SBA
2CLKAB	27	30 2CLKBA
2OEAB	28	29 20EBA


Truth Table⁽¹⁾


		Input	s			Data	I/O*	Omenation on Function
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 - A8	B1 - B8	Operation or Function
L	Н	H or L	H or L	X	X	Input	Input	Isolation
L	Н	-	-	X	X	Input	Input	Store A and B data
X	Н	-	H or L	X	X	Input	Unspecified**	Store A, hold B
Н	Н	-	-	X**	X	Input	Output	Store A in both registers
L	X	H or L	-	X	X	Unspecified**	Input	Hold A, store B
L	L	-	-	X	X**	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	Н	Output	Input	Stored B data to A bus
Н	Н	X	X	L	X	Input	Output	Real-time A data to B bus
Н	Н	H or L	X	Н	X	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus


Notes:


- 1. $H = High Voltage Level, X = Don't Care, L = Low Voltage Level, \uparrow = LOW-to-HIGH Transition$
- * The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
- ** Select control = L; clocks can occur simultaneously. Select control = H; to load both registers, clocks must be staggered.













Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, V _{CC} 0.5V to +4.6V
Input voltage range, V_1
Voltage range applied to any output in the
high-impedance or power-off state, $V_0^{(1)}$
Voltage range applied to any output in the
high or low state, $V_{O}^{(1,2)}$ 0.5V to V_{CC} +0.5V
Input clamp current, I_{IK} (V_I <0)50mA
Output clamp current, I_{OK} (V_O <0)
Continuous output current, IO±50mA
Continuous current through each V_{CC} or GND $\pm 100 mA$
Package thermal impedance, q _{JA} (3): package A
package K 48°C/W
Storage Temperature range, T _{stg} 65°C to 150°C
i e e e e e e e e e e e e e e e e e e e

Note

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Notes:

- 1. Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed.
- 2. Output positive-voltage rating may be exceeded up to 4.6V maximum if theoutput current rating is observed.
- 3. package thermal impedance is calculated in accordance with JESD51.

Recommended Operating Conditions⁽¹⁾

		Min.	Max.	Units
V _{CC} Supply Voltage	Operating	1.65	3.6	V
	Data retention only	1.2		
V _{IH} High-level Input Voltage	$V_{CC} = 1.2V$	V _{CC}		
	$V_{CC} = 1.65 V$ to 1.95 V	0.65 x V _{CC}		
	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7		
	$V_{\rm CC} = 3V$ to 3.6V	2		
V _{IL} Low-level Input Voltage	$V_{CC} = 1.2V$		Gnd	
	$V_{CC} = 1.65 V$ to 1.95 V		0.35 x V _{CC}	
	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$		0.7	
	$V_{\rm CC} = 3V$ to 3.6V		0.8	
V _I Input Voltage		0	3.6	
V _O Output Voltage	Active State	0	V _{CC}	
	3-State	0	3.6	
I _{OH} High-level output current	$V_{CC} = 1.65 V$ to 1.95 V		- 6	mA
	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$		- 12	
	$V_{\rm CC} = 3V$ to 3.6V		- 24	
I _{OL} Low-level output current	$V_{CC} = 1.65 V$ to 1.95 V		6	
	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$		12	
	$V_{\rm CC} = 3V$ to 3.6V		24	
$\Delta t \Delta v$ Input transition rise or fall rate	$V_{CC} = 1.65 V \text{ to } 3.6 V$		5	ns/V
T _A Operating free-air temperature	1	-40	85	°C

4

Note:

1. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.



DC Electrical Characteristics (Over Operating Range, T_A=-40°C+85°C)

	Parameters	Test Conditions ⁽¹⁾	v _{cc}	Min.	Max.	Units			
		$I_{OH} = -100 \mu A$	1.65V to 3.6V	V _{CC} -0.2V					
		$I_{OH} = -6mA \qquad V_{IH} = 1.07V$	1.65V	1.2					
	V_{OH}	$I_{OH} = -12\text{mA} \qquad V_{IH} = 1.7\text{V}$	2.3V	1.75					
		$I_{OH} = -24 \text{mA}$ $V_{IH} = 2 \text{V}$	3V	2.0					
						V			
		$I_{\rm OL} = 100 \mu A$	1.65V to 3.6V		0.2				
	V	$I_{OL} = 6mA \qquad V_{IH} = 0.57V$	1.65V		0.45				
	V_{OL}	$I_{OL} = 12 \text{mA}$ $V_{IH} = 0.7 \text{V}$	2.3V		0.55				
		$I_{OL} = 24 \text{mA}$ $V_{IH} = 0.8 \text{V}$	3V		0.8	<u> </u>			
I_{I}	Control Inputs	$V_{I} = V_{CC}$ or GND	3.6V		±2.5				
	I_{OFF}	$V_{\rm I}$ or $V_{\rm O}=3.6{ m V}$	0		±10				
	I_{OZ}	$V_{I} = V_{CC}$ or GND	3.6V		±10	μΑ			
	I_{CC}	$V_{O} = V_{CC}$ or GND $I_{O} = 0$	3.6V		40				
	Control Inputs		2.5V		4				
C	Control inputs	$V_{\rm I} = V_{\rm CC}$ or GND	3.3V		4				
	C _I	AI — ACC OF GIAD	2.5V		6	pF			
	Data Inputs		3.3V		6				
Co	Outpute	$V_{O} = V_{CC}$ or GND	2.5V		8				
Co	Outputs	AO - ACC OF QUAD	3.3V		8				

5

Note:

^{1.} Typical values are measured at $T_A = 25$ °C.



Timing Requirements

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

	$V_{\rm CC} = 1.2V$		$V_{CC} = 1.2V$ $V_{CC} = 1.5V$ $\pm 0.1V$		$V_{CC} = 1.8V$ $\pm 0.15V$		$V_{CC} = 2.5V$ $\pm 0.2V$		$V_{CC} = 3.3V$ $\pm 0.3V$		Units
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
f _{clock} Clock Frequency						150		250		350	MHz
t _w Pulse duration, CLKAB or CLKBA high or low					3.3		1.0		1.4		
t _{su} Setup time, A before CLKAB↑, or B before CLKBA↑	1.0		1.0		1.0		0.9		0.8		ns
t _h Hold time, A after CLKAB↑, or B after CLKBA↑	1.3		1.0		0.9		0.9		0.8		

Switching Characteristics

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

Parameters	From			To (Output)	$V_{CC} = 1.2V$		= 1.5V .1V	V _{CC} = ±0.1		V _{CC} = ±0	= 2.5V .2V		= 3.3V .3V	Units
	(Input)	(Output)	Typical	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
f _{max}						150		250		350		MHz		
	A or B	B or A	5.0	1.9	4.2	1.5	3.6	1.2	3.2	0.9	2.6			
t _{pd}	CLKAB or CLKBA	A or B	5.5	2.0	4.0	1.9	3.8	1.3	3.5	1.0	3.2			
	SAB or SBA	B or A	4.8	2.4	4.1	2.0	4.0	1.7	3.8	1.4	3.1	ns		
t _{en}	OE or OE	A or B	4.5	1.8	3.6	1.5	3.5	1.4	3.0	1.0	2.5			
t _{dis}	OE OF OE	AOFB	5.5	2.0	4.0	1.8	4.0	1.4	3.7	1.1	3.2			


Operating Characteristics, T_A=25°C

		Test	$V_{CC} = 1.8V$ $\pm 0.15V$	$V_{\text{CC}} = 2.5V$ $\pm 0.2V$	$V_{CC} = 3.3V$ $\pm 0.3V$	
Parameters	Conditions	Typical	Typical	Typical	Units	
C . Payvan Dissination Compaitance	Outputs Enabled	$C_{L} = 0 pF,$	30	35	40	"E
C _{pd} Power Dissipation Capacitance	Outputs Disabled	f = 10 MHz	12	15	20	pF


6




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2V$ and $1.5V \pm 0.1V$




Test S1 tpd Open tpLZ/tpZL 2 x V_{CC} tPHZ/tpZH GND




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.

7


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8V \pm 0.15V$









Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 2. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.

8


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5V \pm 0.2V$









Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 3. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.


9


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3V \pm 0.3V$









Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 4. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.

10


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}



56-Pin TSSOP (A) Package



56-Pin TVSOP (K) Package



Ordering Information

Ordering Data	Description
PI74AVC+16652A	56-pin, 240 mil wide plastic TSSOP
PI74AVC+16652K	56-pin, 173 mil wide plastic TVSOP

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com