

**12-Bit To 24-Bit Multiplexed D-Type Latch
with 3-State Outputs**
Product Features

- PI74AVC+16260 is designed for low-voltage operation, $V_{CC} = 1.65V$ to $3.6V$
- True $\pm 24mA$ Balanced Drive @ $3.3V$
- I_{OFF} supports partial power-down operation
- $3.6V$ I/O Tolerant Inputs and Outputs
- All outputs contain noise reduction circuitry reducing noise without speed degradation
- Industrial operation: $-40^{\circ}C$ to $+85^{\circ}C$
- Packages available:
 - 56-pin 240 mil wide plastic TSSOP (A)
 - 56-pin 173 mil wide plastic TSSOP (K)

Product Description

Pericom Semiconductor's PI74AVC+ series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed.


The PI74AVC+16260, a 12-bit to 24-bit multiplexed D-type latch designed for $1.65V$ to $3.6 V_{CC}$ operation, is used in applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single data path.

Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications and for memory-interleaving.

Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The output-enable ($\overline{OE1B}$, $\overline{OE2B}$, and \overline{OEA}) inputs control the bus transceiver functions. The $\overline{OE1B}$ and $\overline{OE2B}$ control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is HIGH, the latch is transparent. When the latch-enable input goes LOW, the data present at the inputs is latched and remains latched until the latch-enable input is returned HIGH.

To ensure high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor, whose minimum value is determined by the current-sinking capability of the driver.

Logic Block Diagram





ADVANCE INFORMATION

PI74AVC+16260
12-Bit To 24-Bit Multiplexed
D-Type Latch with 3-State Outputs

Product Pin Description

Pin Name	Description
OE	Output Enable Input (Active LOW)
SEL	Select
LE	Latch Enable
A,1B,2B	Data Inputs
A,1B,2B	3-State Outputs
GND	Ground
V _{CC}	Power

Product Pin Configuration



Truth Tables⁽¹⁾ B to A ($\overline{OEB} = H$)

Inputs						Output A
1B	2B	SEL	LE1B	LE2B	OE _A	
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A ₀
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A ₀
X	X	X	X	X	H	Z

Truth Tables⁽¹⁾ A to B ($\overline{OEA} = H$)

Inputs					Outputs	
A	LEA1B	LEA2B	$\overline{OE1B}$	$\overline{OE2B}$	1B	2B
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	2B ₀
L	H	L	L	L	L	2B ₀
H	L	H	L	L	1B ₀	H
L	L	H	L	L	1B ₀	L
X	L	L	L	L	1B ₀	2B ₀
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active

Note:

- 1. H=High Signal Level
- L=Low Signal Level
- X=Irrelevant
- Z=High Impedance

**Maximum Ratings**

(Above which the useful life may be impaired.
For user guidelines, not tested.)

Supply voltage range, V _{CC}	-0.5V to +4.6V
Input voltage range, V _I	-0.5V to +4.6V
Voltage range applied to any output in the high-impedance or power-off state, V _O ⁽¹⁾	-0.5V to +4.6V
Voltage range applied to any output in the high or low state, V _O ^(1,2)	-0.5V to V _{CC} +0.5V
Input clamp current, I _{IK} (V _I <0)	-50mA
Output clamp current, I _{OK} (V _O <0)	-50mA
Continuous output current, I _O	±50mA
Continuous current through each V _{CC} or GND	±100mA
Package thermal impedance, θ _{JA} ⁽³⁾ : package A	64°C/W
	package K48°C/W
Storage Temperature range, T _{stg}	-65°C to 150°C

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Notes:

1. Input & output negative-voltage ratings may be exceeded if the input and output current rating are observed.
2. Output positive-voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.
3. The package thermal impedance is calculated in accordance with JESD51.

Recommended Operating Conditions⁽¹⁾

Parameters	Description	Test Conditions	Min.	Max.	Units
V _{CC}	Supply Voltage	Operating	1.65	3.6	V
		Data retention only	1.2		
V _{IH}	High-level Input Voltage	V _{CC} = 1.2V		V _{CC}	
		V _{CC} = 1.65V to 1.95V	0.65 x V _{CC}		
		V _{CC} = 2.3V to 2.7V	1.7		
		V _{CC} = 3V to 3.6V	2		
V _{IL}	Low-level Input Voltage	V _{CC} = 1.2V		GND	
		V _{CC} = 1.65V to 1.95V	0.35 x V _{CC}		
		V _{CC} = 2.3V to 2.7V	0.7		
		V _{CC} = 3V to 3.6V	0.8		
V _I	Input Voltage		0	3.6	
V _O	Output Voltage	Active State	0	V _{CC}	
		3-State	0	3.6	
I _{OH}	I _{OH} High-level output current	V _{CC} = 1.65V to 1.95V		-6	mA
		V _{CC} = 2.3V to 2.7V		-12	
		V _{CC} = 3V to 3.6V		-24	
I _{OL}	Low-level output current	V _{CC} = 1.65V to 1.95V		6	
		V _{CC} = 2.3V to 2.7V		12	
		V _{CC} = 3V to 3.6V		24	
ΔtΔv	Input transition rise or fall rate	V _{CC} = 1.65V to 3.6V		5	ns/V
T _A	Operating free-air temperature		-40	85	°C

Notes:

1. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.



ADVANCE INFORMATION

PI74AVC+16260
12-Bit To 24-Bit Multiplexed
D-Type Latch with 3-State Outputs

DC Electrical Characteristics (Over the Operating Range, $T_A = -40^\circ\text{C} +85^\circ\text{C}$)

Parameters		Test Conditions ⁽¹⁾	V _{CC}	Min.	Max.	Units	
V _{OH}	I _{OH} = -100µA		1.65V to 3.6V	V _{CC} -0.2V		V	
	I _{OH} = -6mA V _{IH} = 1.07V		1.65V	1.2			
	I _{OH} = -12mA V _{IH} = 1.7V		2.3V	1.75			
	I _{OH} = -24mA V _{IH} = 2V		3V	2.0			
V _{OL}	I _{OL} = 100µA		1.65V to 3.6V		0.2	µA	
	I _{OL} = 6mA V _{IH} = 0.57V		1.65V		0.45		
	I _{OL} = 12mA V _{IH} = 0.7V		2.3V		0.55		
	I _{OL} = 24mA V _{IH} = 0.8V		3V		0.75		
I _I	Control Inputs	V _I = V _{CC} or GND	3.6V		±2.5	µA	
I _{OFF}		V _I or V _O = 3.6V	0		±10		
I _{OZ}		V _I = V _{CC} or GND	3.6V		±10		
I _{CC}		V _O = V _{CC} or GND I _O = 0	3.6V		40		
C _I	Control Inputs	V _I = V _{CC} or GND	2.5V		4	pF	
	Data Inputs		3.3V		4		
			2.5V		6		
			3.3V		6		
C _O	Outputs	V _O = V _{CC} or GND	2.5V		8	pF	
			3.3V		8		

Note:

1. Typical values are measured at $T_A = 25^\circ\text{C}$.



ADVANCE INFORMATION

PI74AVC+16260
12-Bit To 24-Bit Multiplexed
D-Type Latch with 3-State Outputs

Timing Requirements

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

		V _{CC} = 1.2V		V _{CC} = 1.5V ± 0.1V		V _{CC} = 1.8V ± 0.15V		V _{CC} = 2.5V ± 0.2V		V _{CC} = 3.3V ± 0.3V		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _w	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B High							3.0		3.0		
t _{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B							1.1		0.8		ns
t _h	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B							1.5		1.0		



Switching Requirements

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)




Parameter	From (Input)	To (Output)	V _{CC} = 1.2V		V _{CC} = 1.5V ± 0.1V		V _{CC} = 1.8V ± 0.15V		V _{CC} = 2.5V ± 0.2V		V _{CC} = 3.3V ± 0.3V		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{pd}	A or B	B or A									4.3		3.0
	LE	A or B									4.4		3.1
	<u>SEL</u>	A									5.6		4.2
t _{en}	<u>OE</u>	A or B									5.4		4.0
t _{dis}	<u>OE</u>	A or B									4.6		3.5

Operating Characteristics, T_A=25°C


Parameter		Test Conditions	V _{CC} = 2.5V ±0.2V	V _{CC} = 3.3V ±0.3V	Units
			Typical		
C _{pd} Power Dissipation Capacitance	Outputs Enabled	C _L = 0pF, f = 10 MHz	TBD	TBD	pF
	Outputs Disabled		TBD	TBD	

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 1.2V \text{ and } 1.5V \pm 0.1V$

Load Circuit

**Voltage Waveforms
Setup and Hold Times**





Test	S1
t _{pd}	Open
t _{PZL} /t _{PZL}	2 x V _{CC}
t _{PZH} /t _{PZH}	GND


**Voltage Waveforms
Pulse Duration**

**Voltage Waveforms
Propagation Delay Times**

**Voltage Waveforms
Enable and Disable Times**
Figure 1. Load Circuit and Voltage Waveforms
Notes:



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50Ω, t_R ≤ 2.0ns, t_F ≤ 2.0ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PZL} and t_{PZH} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 1.8V \pm 0.15V$

Load Circuit




Test	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND


Voltage Waveforms
Setup and Hold Times

Voltage Waveforms
Propagation Delay Times

Voltage Waveforms
Pulse Duration

Voltage Waveforms
Enable and Disable Times
Figure 2. Load Circuit and Voltage Waveforms
Notes:



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50Ω, t_R ≤ 2.0ns, t_F ≤ 2.0ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5V \pm 0.2V$

Load Circuit

**Voltage Waveforms
Setup and Hold Times**




Test	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND


**Voltage Waveforms
Pulse Duration**

**Voltage Waveforms
Propagation Delay Times**

**Voltage Waveforms
Enable and Disable Times**
Figure 3. Load Circuit and Voltage Waveforms
Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50\Omega$, $t_R \leq 2.0\text{ns}$, $t_F \leq 2.0\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 3.3V \pm 0.3V$

Load Circuit

**Voltage Waveforms
Setup and Hold Times**

Test	S_1
t_{PD}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



**Voltage Waveforms
Pulse Duration**

**Voltage Waveforms
Propagation Delay Times**

**Voltage Waveforms
Enable and Disable Times**
Figure 4. Load Circuit and Voltage Waveforms
Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50\Omega$, $t_R \leq 2.0\text{ ns}$, $t_P \leq 2.0\text{ ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}


Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • <http://www.pericom.com>

56-Pin TSSOP (A) Package



56-Pin TSSOP (K) Package



Ordering Information

Ordering Data	Description
PI74AVC+16260A	56-pin, 240-mil wide plastic TSSOP
PI74AVC+16260K	56-pin, 173-mil wide plastic TSSOP

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • <http://www.pericom.com>