


OSRAM


RED PLCD5580
YELLOW PLCD5581
HIGH EFFICIENCY RED PLCD5582
GREEN PLCD5583
HIGH EFFICIENCY GREEN PLCD5584

Low Power 0.145" 8-Character 5 x 5 Dot Matrix Parallel Input Alphanumeric Intelligent Display® Devices



FEATURES

- Eight 0.145" (3.68 mm) High 5 x 5 Dot Matrix Characters in Red, Yellow, High Efficiency Red, Green, or High Efficiency Green
- Built-in 2 Page, 256 Character ROM. Both Pages Mask Programmable for Custom Fonts
- · Built-in Decoders, Multiplexers and Drivers
- Wide Viewing Angle, X Axis ±50°, Y Axis ±65°
- · Programmable Features:
 - Individual Flashing Character
 - Full Display Blinking
 - Multi-Level Dimming and Blanking
 - Clear Function
 - Lamp Test
- Internal or External Clock
- End Stackable Dual-In-Line Plastic Package
- Low Power: 20% Less Power Consumption Than 5 x 7 Format



DESCRIPTION

1

The PLCD5580 (Red), PLCD5581 (Yellow), PLCD5582 (High Efficiency Red), PLCD5583 (Green), and PLCD5584 (High Efficiency Green) are eight digit, 5×5 dot matrix, alphanumeric Intelligent Display devices. The 0.145 inch high digits are packaged in a rugged, high quality, optically transparent, standard 0.6 inch 28 pin plastic DIP.

The on-board CMOS has a built-in two page, 256 character ROM. Both pages are mask programmable for 256 custom characters. The first page of ROM of the standard product contains 128 characters including ASCII, selected European and Scientific symbols. The second page contains Katakana Japanese characters, more European characters, Avionics, and other graphic symbols.

The PLCD558X is designed for standard microprocessor interface techniques and is fully TTL compatible. The Clock I/O and Clock Select pins allow the user to synchronize multiple display modules.


Maximum Ratings

DC Supply Voltage	0.5 to +7.0 Vdc
Input Voltage Levels Relative	
to Ground	-0.5 to $V_{\rm CC}$ +0.5 Vdc
Operating Temperature	40°C to +85°C
Storage Temperature	40°C to +100°C
Maximum Solder Temperature 0.063"	
below Seating Plane, t<5.0 s	260°C
Relative Humidity at 85°C	85%
N-4	

Note:

Maximum voltage is with no LEDs illuminated.

Figure 1. Enlarged Character Font



Switching Specifications

(over operating temperature range and $V_{\rm CC}$ =4.5 V)

Symbol	Description	Min.	Units
T_{bW}	Time Between Writes	30	ns
T _{acc} (2)	Display Access Time	130	ns
Tas	Address Setup Time	10	ns
T_{Ces}	Chip Enable Setup Time	0	ns
T _{ah}	Address Hold Time	20	ns
T _{ceh}	Chip Enable Hold Time	0	ns
T_{W}	Write Active Time	100	ns
T_{ds}	Data Valid Prior to Rising Edge of Write	50	ns
T _{dh}	Data Hold Time	20	ns
T _{rc} (1)	Reset Active Time	300	ns
<i>T</i> _{clr} ⁽³⁾	Clear Cycle Time	3.0	μs

Notes:

- Wait 300 ns min. after the reset function is turned off.
- $T_{\rm acc} = T_{\rm as} + T_{\rm w} + T_{\rm ah}$ The Clear Cycle Time may be shortened by writing a second Control Word with the Clear Bit disabled, 160 ns after the first control word that enabled the Clear Bit.

The Flash RAM and Character RAM may not be accessed until the Clear Cycle is complete.





Figure 2. Write Cycle Timing Diagram



- 1. All input voltages are $V_{\rm IL}$ =0.8 V, $V_{\rm IH}$ =2.0 V. 2. These wave forms are not edge triggered.
- 3. $T_{bw} = T_{as} + T_{ah}$

Optical Characteristics at 25°C ($V_{\rm CC}$ =5.0 V at full brightness)

Red PLCD5580

Description	Symbol	Min.	Тур.	Units
Peak Luminous Intensity (1)	I _{Vpeak}	70	90	μcd/dot
Peak Wavelength	λ _{peak}	_	660	nm
Dominant Wavelength	λ _{dom}	_	639	nm

Yellow PLCD5581

Description	Symbol	Min.	Тур.	Units
Peak Luminous Intensity (1)	I_{Vpeak}	130	210	μcd/dot
Peak Wavelength	λ_{peak}	_	583	nm
Dominant Wavelength	$\lambda_{\sf dom}$	_	585	nm

High Efficiency Red PLCD5582

Description	Symbol	Min.	Тур.	Units
Peak Luminous Intensity (1)	I _{Vpeak}	150	330	μcd/dot
Peak Wavelength	λ _{peak}	_	630	nm
Dominant Wavelength	λ _{dom}	_	626	nm

Green PLCD5583

Description	Symbol	Min.	Тур.	Units
Peak Luminous Intensity (1)	I _{Vpeak}	150	260	μcd/dot
Peak Wavelength	λ _{peak}	_	565	nm
Dominant Wavelength	λ _{dom}	_	570	nm

High Efficiency Green PLCD5584

Description	Symbol	Min.	Тур.	Units
Peak Luminous Intensity ⁽¹⁾	I _{Vpeak}	200	510	μcd/dot
Peak Wavelength	λ _{peak}	_	568	nm
Dominant Wavelength	λ _{dom}	_	574	nm

Note:

¹⁾ Peak luminous intensity is measured at T_{A} = T_{J} =25°C. No time is allowed for the device to warm up prior to measurement.

Electrical Characteristics at 25°C


Parameters	Limits			Conditions		
	Min.	Тур.	Max.	Units		
V_{CC}	4.5	5.0	5.5	V	_	
I _{CC} Blank	_	0.5	1.0	mA	V _{CC} =5.0 V, V _{IN} =5.0 V	
I _{CC} 8 digits ⁽¹⁾ 16 dots/character	_	240	290	mA	$V_{\rm CC}$ =5.0 V, "#" displayed in all eight digits	
I _{IP} Current (with pull-up)	_	11	18	μΑ	$V_{\rm CC}$ =5.0 V, $V_{\rm IN}$ =0 V to $V_{\rm CC}$ (WR, CE, FL, RST, CLKSEL)	
I _I Input Leakage Current (no pull-up)	_	_	±1.0	μΑ	$V_{\rm CC}$ =5.0 V, $V_{\rm IN}$ =0 V to $V_{\rm CC}$ (Clk I/O, A0-A3, D0-D7)	
V_{IH} Input Voltage High	2.0	_	V _{CC} +0.3	V	V _{CC} =4.5 V to 5.5 V	
V_{IL} Input Voltage Low	GND -0.3	_	0.8	V	V _{CC} =4.5 V to 5.5 V	
V _{OL} Output Voltage Low (Clock Pin)	_	_	0.4	V	$V_{\rm CC}$ =4.5 V to 5.5 V, $I_{\rm OL}$ =1.6 mA	
$V_{ m OH}$ Output Voltage High (Clock Pin)	2.4	_	_	V	$V_{\rm CC}$ =4.5 V to 5.5 V, $I_{\rm OH}$ =40 μ A	
I _{OH} Output Current High (Clock I/O)	-0.9	_	_	mA	V _{CC} =4.5 V, V _{OH} =2.4 V	
I _{OL} Output Current Low (Clock I/O)	1.6	2	_	mA	V _{CC} =4.5 V, V _{OL} =0.4 V	
θ _{JC} Thermal Resistance Junction to Case	_	25	_	°C/W	_	
F _{EXT} External Clock Input Frequency ⁽²⁾	28	_	81.14	kHz	V _{CC} =5.0 V, CLKSEL=0	
F _{OSC} Internal Clock Output Frequency ⁽²⁾	28	_	81.14	kHz	V _{CC} =5.0 V, CLKSEL=1	
Clock I/O Buss Loading	<u> </u>	_	240	pF	_	
Clock Out Rise Time	_	_	500	ns	$V_{\rm CC}$ =4.5 V, $V_{ m OH}$ =2.4 V	
Clock Out Fall Time	_	_	500	ns	$V_{\rm CC}$ =4.5 V, $V_{ m OL}$ =0.4 V	
FM, Digit Multiplex Frequency	125	256	362.5	Hz	_	
Blinking Rate	0.98	2.0	2.83	Hz	_	

Notes:

March 23, 2000-16

 $^{^{1)}}$ Average $I_{\rm CC}$ measured at full brightness. Peak $I_{\rm CC}=^{5/8}\,\rm x~I_{AVG}~I_{CC}$ (# displayed). $^{2)}$ Internal/external frequency duty factor is 50%.

Figure 3. Top View



Pin Assignments

Pin	Function	Pin	Function
1	RST	28	D7
2	FL	27	D6
3	A0	26	D5
4	A1	25	D4
5	A2	24	D3
6	A3	23	D2
7	Substr. bias	22	No Pin
8		21	
9		20	D1
10	No Connect	19	D0
11	CLKSEL	18	No Connect
12	CLK I/O	17	CE
13	WR	16	GND (logic)
14	V_{CC}	15	GND (supply)

Pin Definitions

rinitions	
Function	Definition
RST	Used for initialization of a display and sychronization of blinking for multiple displays
FL	Low input accesses the Flash RAM
A0	Address input LSB
A1	Address input
A2	Address input MSB
A3	Mode selector
Substr. bias	Optional connection to $V_{\mathbb{CC}}$.
1	Can't be used to supply power to display.
	to display.
No connect	_
CLKSEL	Selects internal/external clock source
CLK I/O	Outputs master clock or inputs external clock
WR	A low will write data into the display if \overline{CE} is low
$V_{\rm CC}$	Positive power supply input
GND	Analog Ground for LED drivers
GND	Digital Ground for internal logic
CE	Enables access to the display
No Connect	_
D0	Data input LSB
D1	Data input
No pin	<u> </u>
1	
D2	Data input
D3	
D4	1
D5	1
D6	1
D7	Data input MSB, selects ROM, page 1 or 2
	Function RST FL A0 A1 A2 A3 Substr. bias No connect CLKSEL CLK I/O WR Vcc GND GND GND CE No Connect D0 D1 No pin D2 D3 D4 D5 D6

Figure 4. Cascading the PLCD558X Displays




Figure 5. Character Set-ROM Page 1

ı ıgı	ai C ,	J. U	iaia	CLC: .	oct .	1011	ı ay	٠.											
			D0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
ΙA	SCI	I	D1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
	ode		D2	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
			D3	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
D6	D5	D4	Hex	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	0	0	0	•#	·:•	::	:::	···:	:::	: :-	 .	···	:	::: :	·•.	 :	::	:::	•••••
0	0	1	1	•::•	·::·	:::		·	 :	·	::: :	·	::	·:		: ***	•••		•••
0	1	0	2		:	::	••••		::::		:	:	:	::::	••••	:	••••	::	
0	1	1	3	:::	:	••••	••••		•••••		::	::::	•:::	::	::	·:	••••	: •	••••
1	0	0	4		:::		••••	::	••••	••••	::		::	:	::.		•••	:.:	
1	0	1	5	:		:::	•••••	••••		••	•••		••••	••••	:	•••	•••	••••	•••••
1	1	0	6	:	:::	 .	:	•:	•	•••	::	:	:.	:	:::	:.	•••	:":	::
1	1	1	7		•::	•••	:	•		·•	:	. ::.	••••	••••	::	:	:	••••	

Notes:

- 1. D7=0
- 2. High=1 level. Low=0 level.


Figure 6. Character Set-ROM Page 2

			D0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
	001		_	_	<u> </u>	1	1		0	1	1	_	1	1	1			1	1
	SCI		D1 D2	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	1
C	ode		D3	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
<u></u>	ln-	D4								_					_ '				
D6	D5	D4	Hex	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	0	0	0		:::	:**	:	••	::	••••	••••	.:	••••	••••	••••	••••		••••	• • •
					•••		•••	•		•	•	* •	••	•••••	• •	•	•••••	••••	••
0	0	1	1	••••		.•;·	:::::	••••	:::		•••••	.::		••••	•	::		•	••
0	1	0	2		••••	:::	•••	: .	••••	•••	••••	····	. :	•	·	••••	٠٠,		•••
0	1	1	3	•••	···;	:: :	••••	•	••••	•••••	•••	. .:	:		::	···:	:	•.••	•••
1	0	0	4	.::.	.::		••••	:::	••••		:::	:::		:::	:	:	::	::	•••
1	0	1	5	:::			·::.		::::	:::	:::	::	:::	••••	:	··:	•••••	:	•••
1	1	0	6	::			•#•	•#•	***	::::	:::-	•	••	::	::	::::	::::		
1	1	1	7	••	::	****	***	••••		:	<i>:</i> ::	•		••••	::		••••	::::	

Notes:

- 1. D7=0
- 2. High=1 level. Low=0 level.

Figure 7. Block Diagram



Functional Description

The PLCD558X block diagram is comprised of the following major blocks and registers.

Display Memory consists of a 8 x 8 bit RAM block. Each of the eight 8-bit words holds the 7-bit ASCII data (bit D0-D6). The 8th bit, D7 selects 1 of the 2 pages of character ROM. D7=0 selects Page 1 of the ROM and D7=1 selects Page 2 of the ROM. A3=1.

RST can be used to initialize display operation upon power up or during normal operation. When activated, RST will clear the Flash RAM and Control Word Register (00H) and reset the internal counter. All eight display memory locations will be set to 20H to show blanks in all digits.

FL pin enables access to the Flash RAM. The Flash RAM will set (D0=1) or reset (D0=0) flashing of the character addressed by A0–A2.

The 1 x 8 bit **Control Word RAM** is loaded with attribute data if A3=0

The **Control Word Logic** decodes attribute data for proper implementation.

Character ROM is designed for two pages of 128 characters each. Both pages of the ROM are Mask Programmable for custom fonts. On the standard product page one contains standard ASCII, selected European characters and some scientific symbols. Page two contains Katakana characters, more European characters, avionics, and other graphic symbols.

The **Clock Source** could either be the internal oscillator (CLKSEL=1) of the device or an external clock (CLKSEL=0) could be an input from another PLCD558X display for the synchronization of blinking for multiple displays.

The **Display Multiplexer** controls the Row Drivers so no additional logic is required for a display system.

The **Display** has eight digits. Each digit has 25 LEDs clustered into a 5 x 5 dot matrix.

Theory of Operation

The PLCD558X Programmable display is designed to work with all major microprocessors. Data entry is via an eight bit parallel bus. Three bits of address route the data to the proper digit location in the RAM. Standard control signals like $\overline{\text{WR}}$ and $\overline{\text{CE}}$ allow the data to be written into the display.

D0–D7 data bits are used for both ASCII and control word data input. A3 acts as the mode selector. If A3=0, D0–D7 load the RAM with control word data. If A3=1, D0–D7 will load the RAM with ASCII and page select data. In the later mode, D7=0 selects Page 1 of Character ROM and D7=1 selects Page 2 of Character ROM.

For normal operation \overline{FL} pin should be held high. When \overline{FL} is held low, Flash RAM is accessed to set character blinking.

The seven bit ASCII code is decoded by the Character ROM to generate Column data. Twenty columns worth of data is sent out each display cycle and it takes fourteen display cycles to write into eight digits.

The rows are being multiplexed in two sets of five rows each. The internal timing and control logic synchronizes the turning on of rows and presentation of column data to assure proper display operation.

Data Input Commands

Signa	ls							
CE	WR	FL	А3	A2	A1	A0	Operation	
1	X	X	X	X	X	X	No operation	
X	1	X	X	X	X	X	No operation	
0	0	1	0	0	0	0	Write Control Register	
0	0	1	1	0	0	0	Digit 0 (left)	Write display data to
0	0	1	1	0	0	1	Digit 1	user RAM and Page
0	0	1	1	0	1	0	Digit 2	Select Register
0	0	1	1	0	1	1	Digit 3	
0	0	1	1	1	0	0	Digit 4	
0	0	1	1	1	0	1	Digit 5	D0-D6=ASCII Data
0	0	1	1	1	1	0	Digit 6	D7=0 Select ROM 1
0	0	1	1	1	1	1	Digit 7 (right)	D7=1 Select ROM 2
0	0	0	X	0	0	0	Digit 0 (left)	Write Flash RAM Register
0	0	0	X	0	0	1	Digit 1	
0	0	0	X	0	1	0	Digit 2	
0	0	0	X	1	1	1	Digit 3	
0	0	0	X	1	0	0	Digit 4	
0	0	0	X	1	0	1	Digit 5	D0=0 Flashing Character off
0	0	0	X	1	1	0	Digit 6	D0=1 Flashing Character on
0	0	0	X	1	1	1	Digit 7 (right)	D1-D7=X

X=Don't care

Power up Sequence

Upon power up display will come on at random. Thus the display should be reset on power-up. The reset will clear the Flash RAM, Control Word Register and reset the internal counter. All the digits will show blanks and display brightness level will be 100%.

Microprocessor Interface

The interface to a microprocessor is through the 8-bit data bus (D0-D7), the 4-bit address bus (A0-A3) and control lines \overline{FL} , \overline{CE} and \overline{WR} .

To write data (ASCII/Control Word) into the display $\overline{\text{CE}}$ should be held low, address and data signals stable and $\overline{\text{WR}}$ should be brought low.

The Control Word is decoded by the Control Word Decode Logic. Each code has a different function. The code for display brightness changes the duty cycle for the column drivers. The peak LED current stays the same but the average LED current diminishes depending on the intensity level.

The character Flash Enable causes 2.0 Hz coming out of the counter to be ANDED with column drive signal and makes the column driver to cycle at 2.0 Hz. Thus the character flashes at 2.0 Hz.

The display Blink works the same way as the Flash Enable but causes all twenty column drivers to cycle at 2.0 Hz thereby making all eight digits to blink at 2.0 Hz.

The Lamp Test causes the column drivers to run at 1/2 duty cycle thus all the LEDs in all eight digits turn on at 50% intensity.

Clear bit clears the character RAM and writes a blank into the display memory. It however does not clear the control word.

ASCII Data or Control Word Data can be written into the display at this point. For multiple display operation, CLK I/O must be properly selected. CLK I/O will output the internal clock if CLKSEL=1, or will allow input from an external clock if CLKSEL=0.

Control Word Format

Display Brightness

The display can be programmed to vary between blank, 13%, 20%, 27%, 40%, 53%, 80%, and full brightness. Bits D0, D1 and D2 control the display brightness.

CE	WR	FL	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Display Brightness
0	0	1	0	Х	X	Х	0	0	Х	Х	X	0	0	0	100% Brightness
0	0	1	0	X	X	X	0	0	X	X	X	0	0	1	80% Brightness
0	0	1	0	X	X	X	0	0	X	X	X	0	1	0	53% Brightness
0	0	1	0	X	X	X	0	0	X	X	X	0	1	1	40% Brightness
0	0	1	0	X	X	X	0	0	X	X	X	1	0	0	27% Brightness
0	0	1	0	X	X	X	0	0	X	X	X	1	0	1	20% Brightness
0	0	1	0	X	X	X	0	0	X	X	X	1	1	0	13% Brightness
0	0	1	0	X	X	X	0	0	X	X	X	1	1	1	Blank Display

X=Don't care

Flash RAM Function

Character Flash is controlled by \overline{FL} pin, bit D0 and control word bit D3. Combination of \overline{FL} being low, proper digit address and D0 being high will write a flash bit into the Flash RAM Register. In the control word mode when D3 is brought high, the above mentioned character will flash.

Setting the Flash Bit

CE	WR	FL	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operation
0	0	0	X	А	Α	А	Χ	X	X	X	X	X	Χ	0	Flash RAM disabled
0	0	0	X	А	А	А	X	X	X	X	X	X	X	1	Flash RAM enabled

X=Don't care A=Selected address

Character Flash Control Word

CE	WR	FL	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operation
0	0	1	0	Χ	Χ	X	0	0	Х	0	0	В	В	В	Disable Flashing Char.
0	0	1	0	X	X	X	0	0	X	0	1	В	В	В	Enabled Flashing Char.

X=Don't care B=Selected brightness

Display Blinking

Blinking function is independent of Flash function. When D4 is held high, entire display blinks at 2.0 Hz.

CE	WR	FL	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operation
0	0	1	0	Χ	Χ	Χ	0	0	X	0	0	В	В	В	Display Blinking
0	0	1	0	Χ	X	X	0	0	X	1	0	В	В	В	disabled
															Display Blinking enabled

X=Don't care B=Selected brightness

Lamp Test

Bit D6 when brought high will cause all the LEDs in all eight digits to light up at 53% brightness. Selecting or de-selecting Lamp Test has no effect on the display memory.

CE	WR	FL	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operation
0	0	1	0	X	X	Χ	0	0	X	0	Х	Х	Χ	Χ	Lamp Test disabled
0	0	1	0	X	X	X	0	0	Χ	0	0	X	X	Χ	Lamp Test enabled

X=Don't care

Clear Function

Clear function will clear the display. The Flash RAM will be set to all zeros. An ASCII blank code (20H) will be written into the display memory. The user must wait 3.0 μ s or write a new control word to the display with control word bit D7=0 to disable clear before writing any data to the display memory, otherwise all new data to the display memory will remain cleared. See Switching Specifications for clear function timing.

CE	WR	FL	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operation
0	0	1	0	Х	Х	Х	0	Х	Х	X	Х	Х	Х	X	Clear disabled
0	0	1	0	X	X	X	1	X	X	X	X	X	X	X	Clear user RAM, page RAM, flash RAM and dis- play

X=Don't care

Control Word Format

D 7		D6	D5	D	4)3	D2 D1 D0				D0
Clear Enable	Lamp	o Test	Not Used	Blink E	nable	Flash E	nable	Brigh	ntnes	s Con	trol	
								D2	D1	D0	Brightne	ess
								0	0	0	100%	
								0	0	1	80%	
								0	1	0	53%	
								0	1	1	40%	
								1	0	0	27%	
								1	0	1	20%	
								1	1	0	13%	
								1	1	1	0% Blar	nk
						D3 Fla:	 sh Enable					
						0 Dis	able Flash	ing Cha	aracte	r		
							able Flashi					
				D4 B	linking D	isplay						
				0 D	isable B	linking Di	splay					
				1 E	nable Bli	nking Dis	play					
	D6	Lamp Te	est									
	0	Disable	Lamp Test									
	1	Enable L	amp Test (all dots	s on at 53%	brightne	ess)						

D7 Clear Enable

- 0 Disable Clear
- 1 Enable Clear (Clear Data RAM, Page RAM, Flash RAM)

Electrical and Mechanical Considerations Voltage Transient Suppression

For best results power the display and the components that interface with the display to avoid logic inputs higher than $V_{\rm CC}$. Additionally, the LEDs may cause transients in the power supply line while they change display states. The common practice is to place a parallel combination of a .01 μ F and a 22 μ F capacitor between $V_{\rm CC}$ and GND for all display packages.

ESD Protection

The input protection structure of the PLCD5580/1/2/3/4 provides significant protection against ESD damage. It is capable of withstanding discharges greater than 2.0 kV. Take all the standard precautions, normal for CMOS components. These include properly grounding personnel, tools, tables, and transport carriers that come in contact with unshielded parts. If these conditions are not, or cannot be met, keep the leads of the device shorted together or the parts in anti-static packaging.

Soldering Considerations

The PLCD5580/1/2/3/4 can be hand soldered with SN63 solder using a grounded iron set to 260°C.

Wave soldering is also possible following these conditions: Preheat that does not exceed 93°C on the solder side of the PC board or a package surface temperature of 85°C. Water soluble organic acid flux (except carboxylic acid) or rosin-based RMA flux without alcohol can be used.

Wave temperature of 245°C ±5°C with a dwell between 1.5 sec. to 3.0 sec. Exposure to the wave should not exceed temperatures above 260°C for five seconds at 0.063" below the seating plane. The packages should not be immersed in the wave.

Post Solder Cleaning Procedures

The least offensive cleaning solution is hot D.I. water (60°C) for less than 15 minutes. Addition of mild saponifiers is acceptable. Do not use commercial dishwasher detergents.

For faster cleaning, solvents may be used. Exercise care in choosing solvents as some may chemically attack the nylon package. Maximum exposure should not exceed two minutes at elevated temperatures. Acceptable solvents are TF (trichorotrifluorethane), TA, 111 Trichloroethane, and unheated acetone.⁽¹⁾

Note

 Acceptable commercial solvents are: Basic TF, Arklone, P. Genesolv, D. Genesolv DA, Blaco-Tron TF, Blaco-Tron TA, and Freon TA.

Unacceptable solvents contain alcohol, methanol, methylene chloride, ethanol, TP35, TCM, TMC, TMS+, TE, or TES. Since many commercial mixtures exist, contact a solvent vendor for chemical composition information. Some major solvent manufacturers are: Allied Chemical Corporation, Specialty Chemical Division, Morristown, NJ; Baron-Blakeslee, Chicago, IL; Dow Chemical, Midland, MI; E.I. DuPont de Nemours & Co., Wilmington, DE.

For further information refer to Appnotes 18 and 19 at www.infineon.com/opto.

An alternative to soldering and cleaning the display modules is to use sockets. Naturally, 28 pin DIP sockets .600" wide with .100" centers work well for single displays. Multiple display assemblies are best handled by longer SIP sockets or DIP sockets when available for uniform package alignment. Socket manufacturers are Aries Electronics, Inc., Frenchtown, NJ; Garry Manufacturing, New Brunswick, NJ; Robinson-Nugent, New Albany, IN; and Samtec Electronic Hardward, New Albany, IN.

For further information refer to Appnote 22 at www.infineon.com/opto.

Optical Considerations

The .145" high character of the PLCD588X gives readability six to eight feet. Proper filter selection enhances readability over this distance.

Using filters emphasizes the contrast ratio between a lit LED and the character background. This will increase the discrimination of different characters. The only limitation is cost. Take into consideration the ambient lighting environment for the best cost/benefit ratio for filters.

Incandescent (with almost no green) or fluorescent (with almost no red) lights do not have the flat spectral response of sunlight. Plastic band-pass filters are an inexpensive and effective way to strengthen contrast ratios. The PLCD5880/5882 are red/high efficiency red displays and should be matched with long wavelength pass filter in the 570 nm to 590 nm range. The PLCD5881/5883/5884 should be matched with a yellow-green band-pass filter that peaks at 565 nm. For displays of multiple colors, neutral density grey filters offer the best compromise.

Additional contrast enhancement is gained by shading the displays. Plastic band-pass filters with built-in louvers offer the next step up in contrast improvement. Plastic filters can be improved further with anti-reflective coatings to reduce glare. The trade-off is fuzzy characters. Mounting the filters close to the display reduces this effect. Take care not to overheat the plastic filter by allowing for proper air flow.

Optimal filter enhancements are gained by using circular polarized, anti-reflective, band-pass filters. The circular polarizing further enhances contrast by reducing the light that travels through the filter and reflects back off the display to less than 1%.

Several filter manufacturers supply quality filter materials. Some of them are: Panelgraphic Corporation, W. Caldwell, NJ; SGL Homalite, Wilmington, DE; 3M Company, Visual Products Division, St. Paul, MN; Polaroid Corporation, Polarizer Division, Cambridge, MA; Marks Polarized Corporation, Deer Park, NY, Hoya Optics, Inc., Fremont, CA.

One last note on mounting filters: recessing displays and bezel assemblies is an inexpensive way to provide a shading effect in overhead lighting situations. Several bezel manufacturers are: R.M.F. Products, Batavia, IL; Nobex Components, Griffith Plastic Corp., Burlingame, CA; Photo Chemical Products of California, Santa Monica, CA; I.E.E.-Atlas, Van Nuys, CA.