# P4C187/P4C187L ULTRA HIGH SPEED 64K x 1 STATIC CMOS RAMS



#### **FEATURES**

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times)
  - 10/12/15/20/25 ns (Commercial)
  - 12/15/20/25/35 ns (Industrial)
  - 15/20/25/35/45 ns (Military)
- Low Power Operation
  - -743 mW Active -10
  - 660/770 mW Active for -12/15
  - 550/660 mW Active for -20/25/35
  - 193/220 mW Standby (TTL Input)
  - 83/110 mW Standby (CMOS Input) P4C187
  - 5.5 mW Standby (CMOS Input) P4C187L (Military)
- Single 5V±10% Power Supply

- Data Retention with 2.0V Supply (P4C187L Military)
- Separate Data I/O
- **■** Three-State Output
- **TTL Compatible Output**
- **■** Fully TTL Compatible Inputs
- **Standard Pinout (JEDEC Approved)** 
  - 22-Pin 300 mil DIP
  - 24-Pin 300 mil SOJ
  - 22-Pin 290x490 mil LCC



#### DESCRIPTION

The P4C187/L are 65, 536-bit ultra high speed static RAMs organized as 64K x 1. The CMOS memories require no clocks or refreshing and have equal access and cycle times. The RAMs operate from a single  $5V\pm10\%$  tolerance power supply. Data integrity is maintained for supply voltages down to 2.0V, typically drawing  $10\mu A$ .


Access times as fast as 10 nanoseconds are available, greatly enhancing system speeds. CMOS reduces power

consumption to a low 743mW active, 193/83mW standby for TTL/CMOS inputs and only 5.5 mW standby for the P4C187L.


The P4C187/L are available in 22-pin 300 mil DIP, 24-pin 300 mil SOJ, and 22-pin LCC packages providing excellent board level densities.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN CONFIGURATIONS**





Means Quality, Service and Speed

## MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
V <sub>cc</sub>	Power Supply Pin with Respect to GND	-0.5 to +7	>
$V_{TERM}$	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5 to V <sub>cc</sub> +0.5	٧
T <sub>A</sub>	Operating Temperature	-55 to +125	°C

Symbol	Parameter	Value	Unit
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade(2)	Ambient Temperature	GND	V <sub>cc</sub>
Military	–55°C to +125°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

#### CAPACITANCES(4)

 $V_{cc} = 5.0V, T_A = 25^{\circ}C, f = 1.0MHz$ 

Symbol	Parameter	Conditions	Тур.	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$	7	pF

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage(2)

Symbol	Parameter	Test Condition	10	P40	C187	P4C	187L	Unit
Syllibol	raidilletei	rest Condition	15	Min	Max	Min	Max	Onit
V <sub>IH</sub>	Input High Voltage			2.2	V <sub>cc</sub> +0.5	2.2	V <sub>cc</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage			-0.5 <sup>(3)</sup>	0.8	-0.5 <sup>(3)</sup>	0.8	V
V <sub>HC</sub>	CMOS Input High Voltage			V <sub>cc</sub> -0.2	V <sub>cc</sub> +0.5	V <sub>cc</sub> -0.2	V <sub>cc</sub> +0.5	V
V <sub>LC</sub>	CMOS Input Low Voltage			-0.5 <sup>(3)</sup>	0.2	-0.5(3)	0.2	V
V <sub>CD</sub>	Input Clamp Diode Voltage	$V_{CC} = Min., I_{IN} = 18 \text{ mA}$			-1.2		-1.2	V
V <sub>OL</sub>	Output Low Voltage (TTL Load)	$I_{OL} = +8 \text{ mA}, V_{CC} = \text{Min}$			0.4		0.4	V
V <sub>OH</sub>	Output High Voltage (TTL Load)	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$	1.	2.4		2.4		V
I <sub>LI</sub>	Input Leakage Current	V <sub>cc</sub> = Max.	Mil.	-10	+10	<b>-5</b>	+5	μΑ
		$V_{IN} = GND \text{ to } V_{CC}$	Com'l.	<b>-</b> 5	+5	n/a	n/a	
I <sub>LO</sub>	Output Leakage Current	$V_{CC} = Max., \overline{CE} = V_{IH},$	Mil.	-10	+10	-5	+5	μΑ
		$V_{OUT} = GND \text{ to } V_{CC}$	Com'l.	<b>–</b> 5	+5	n/a	n/a	
I <sub>SB</sub>	Standby Power Supply	CE ≥ V <sub>IH</sub>	Mil.		40		40	mA
	Current (TTL Input Levels)	V <sub>cc</sub> = Max ., In f = Max., Outputs Ope	nd./Com'l. n		35		n/a	
I <sub>SB1</sub>	Standby Power Supply	CE ≥ V <sub>HC</sub>	Mil.		20		1.0	mA
051	Current (CMOS Input Levels)	$V_{CC} = Max.,$ In $f = 0$ , Outputs Open $V_{IN} \le V_{LC}$ or $V_{IN} \ge V_{HC}$	nd./Com'l.		15		n/a	

n/a = Not Applicable

#### Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with  $V_{\rm L}$  and  $I_{\rm L}$  not more negative than  $-3.0{\rm V}$  and  $-100{\rm mA}$ , respectively, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.

# POWER DISSIPATION CHARACTERISTICS VS. SPEED

Symbol	Parameter	Temperature Range	-10	-12	-15	-20	-25	-35	-45	Unit
		Commercial	180	170	160	155	150	N/A	N/A	mA
I <sub>CC</sub>	Dynamic Operating Current*	Industrial	N/A	180	170	160	155	150	N/A	mA
		Military	N/A	N/A	170	160	155	150	145	mA


 $<sup>^*</sup>V_{CC}$  = 5.5V. Tested with outputs open. f = Max. Switching inputs are 0V and 3V.  $\overline{CE}$  =  $V_{IL}$ .

# **DATA RETENTION CHARACTERISTICS (P4C187L Military Temperature Only)**

Symbol	Parameter	Test Conditons	Min	Ty V <sub>cc</sub>	p.* c =		ax <sub>c</sub> =	Unit
				2.0V	3.0V	2.0V	3.0V	
$V_{DR}$	V <sub>cc</sub> for Data Retention		2.0					V
I <sub>CCDR</sub>	Data Retention Current	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} -0.2\text{V},$		10	15	600	900	μΑ
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	$V_{IN} \ge V_{CC} - 0.2V$	0					ns
t <sub>R</sub> <sup>†</sup>	Operation Recovery Time	or $V_{IN} \le 0.2V$	t <sub>RC</sub> §					ns

<sup>\*</sup>T<sub>A</sub> = +25°C

# **DATA RETENTION WAVEFORM**



 $<sup>\</sup>St_{RC}$  = Read Cycle Time


<sup>&</sup>lt;sup>†</sup> This parameter is guaranteed but not tested.

## AC CHARACTERISTICS—READ CYCLE


 $(V_{CC}$  = 5V  $\pm$  10%, All Temperature Ranges)<sup>(2)</sup>

Cumbal	Dorometer		10		12		15	-2	20	-2	25	-:	35	-4	<b>1</b> 5	l lmi4
Symbol	Parameter	Min	Max Unit													
t <sub>RC</sub>	Read Cycle Time	10		12		15		20		25		35		45		ns
t <sub>AA</sub>	Address Access Time		10		12		15		20		25		35		45	ns
t <sub>AC</sub>	Chip Enable Access Time		10		12		15		20		25		35		45	ns
t <sub>OH</sub>	Output Hold from Address Change	2		2		2		2		2		2		2		ns
t <sub>LZ</sub>	Chip Enable to Output in Low Z	2		2		2		2		2		2		2		ns
t <sub>HZ</sub>	Chip Disable to Output in High Z		5		6		8		10		12		17		20	ns
t <sub>PU</sub>	Chip Enable to Power Up Time	0		0		0		0		0		0		0		ns
t <sub>PD</sub>	Chip Disable to Power Down Time		10		12		15		20		25		35		45	ns

## TIMING WAVEFORM OF READ CYCLE NO. 1(5)



## TIMING WAVEFORM OF READ CYCLE NO. 2(6)



#### Notes


- 5.  $\overline{\text{CE}}$  is LOW and  $\overline{\text{WE}}$  is HIGH for READ cycle.
- WE is HIGH, and address must be valid prior to or coincident with CE transition LOW.
- 7. Transition is measured  $\pm 200 mV$  from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.
- 8. Read Cycle Time is measured from the last valid address to the first transitioning address.

## **AC CHARACTERISTICS - WRITE CYCLE**

 $(V_{CC} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$ 

0	D		10		12		15	-2	20	-:	25	-:	35	-4	45	11-24
Symbol	Parameter	Min	Max	Unit												
t <sub>wc</sub>	Write Cycle Time	10		12		15		20		25		35		45		ns
t <sub>cw</sub>	Chip Enable Time to End of Write	8		10		2		15		20		25		30		ns
t <sub>AW</sub>	Address Valid to End of Write	8		10		12		15		20		25		30		ns
t <sub>AS</sub>	Address Set-up Time	0		0		0		0		0		0		0		ns
t <sub>WP</sub>	Write Pulse Width	8		10		12		15		20		25		30		ns
t <sub>AH</sub>	Address Hold Time from End of Write	0		0		0		0		0		0		0		ns
t <sub>DW</sub>	Data Valid to End of Write	6		7		10		13		15		20		25		ns
t <sub>DH</sub>	Data Hold Time	0		0		0		0		0		0		0		ns
t <sub>wz</sub>	Write Enable to Output in High Z		6		7		8		12		15		17		20	ns
t <sub>ow</sub>	Output Active from End of Write	0		0		0		0		0		0		0		ns


# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(9)



#### Notes:

- 9.  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  must be LOW for WRITE cycle.
- 10. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high impedance state.
- Write Cycle Time is measured from the last valid address to the first transition address.
- 12. Transition is measured  $\pm 200$ mV from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED)(9)



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

#### TRUTH TABLE

Mode	CE	WE	Output	Power
Standby	Н	Х	High Z	Standby
Read	L	Н	D <sub>OUT</sub>	Active
Write	L	L	High Z	Active




Figure 1. Output Load




Figure 2. Thevenin Equivalent

#### Note:

Due to the ultra-high speed of the P4C187/L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the  $V_{\rm CC}$  and ground planes directly up to the contactor fingers. A 0.01  $\mu F$  high frequency capacitor is also required between  $V_{\rm CC}$  and ground. To avoid signal reflections,

proper termination must be used; for example, a  $50\Omega$  test environment should be terminated into a  $50\Omega$  load with 1.73V (Thevenin Voltage) at the comparator input, and a  $116\Omega$  resistor must be used in series with  $D_{\text{OUT}}$  to match  $166\Omega$  (Thevenin Resistance).

<sup>\*</sup> including scope and test fixture.

## **PACKAGE SUFFIX**


Package Suffix	Description
Р	Plastic DIP, 300 mil wide standard
J	Plastic SOJ, 300 mil wide standard
L	Leadless Chip Carrier (ceramic)
D	CERDIP, 300 mil wide standard

#### **TEMPERATURE RANGE SUFFIX**

Temperature Range Suffix	Description				
С	Commercial Temp. Range, 0°C to +70°C.				
I	Industrial Temp. Range, –40°C to +85°C.				
M	Military Temperature Range,-55°C to +125°C.				
MB	Mil. Temp. with MIL-STD-883D				
	Class B compliance				

#### ORDERING INFORMATION

Performance Semiconductor part numbering scheme is as follows:



- I = Ultra-low standby power designator L, if needed.
- ss = Speed (access/cycle time in ns), e.g., 25, 35
- p = Package code, i.e., P, J, D, L.
- t = Temperature range, i.e., C, M, MB.

The P4C187 is also available per SMD 5962-86015 and 5962-89696

# SELECTION GUIDE

The P4C187 is available in the following temperature, speed and package options. The P4C187L is only available over the military temperature range.

Temperature	Speed (ns)							
Range	Package	10	12	15	20	25	35	45
Commercial	Plastic DIP	-10PC	-12PC	-15PC	-20PC	-25PC	N/A	N/A
	Plastic SOJ	-10JC	-12JC	-15JC	-20JC	-25JC	N/A	N/A
Industrial	Plastic DIP	N/A	-12PI	-15PI	-20PI	-25PI	-35PI	N/A
	Plastic SOJ	N/A	-12JI	-15JI	-20JI	-25JI	-35JI	N/A
Military Temp.	CERDIP	N/A	N/A	-15DM	-20DM	-25DM	-35DM	-45DM
	LCC	N/A	N/A	-15LM	-20LM	-25LM	-35LM	-45LM
Military	CERDIP	N/A	N/A	-15DMB	-20DMB	-25DMB	-35DMB	-45DMB
Processed*	LCC	N/A	N/A	-15LMB	-20LMB	-25LMB	-35LMB	-45LMB

 $<sup>^{\</sup>star}$  Military temperature range with MIL-STD-883, Class B processing. N/A = Not Available

## **SOJ PIN CONFIGURATION**

