P4C163/P4C163L ULTRA HIGH SPEED 8K x 9 STATIC CMOS RAMS



FEATURES

- **Full CMOS, 6T Cell**
- High Speed (Equal Access and Cycle Times)
 - 25/35ns (Commercial)
 - 25/35/45ns (Military)
- Low Power Operation (Commercial/Military)
 - 690/800 mW Active 25
 - 193/220 mW Standby (TTL Input)
 - 5.5 mW Standby (CMOS Input) P4C163L
- Output Enable and Dual Chip Enable Control Functions

- Single 5V±10% Power Supply
- Data Retention with 2.0V Supply, 10 µA Typical Current (P4C163L Military)
- Common I/O
- **■** Fully TTL Compatible Inputs and Outputs
- Standard Pinout (JEDEC Approved)
 - 28-Pin 300 mil DIP, SOJ
 - 28-Pin 350 x 550 mil LCC
 - 28-Pin CERPACK



DESCRIPTION


The P4C163 and P4C163L are 73,728-bit ultra high-speed static RAMs organized as 8K x 9. The CMOS memories require no clocks or refreshing and have equal access and cycle times. Inputs are fully TTL-compatible. The RAMs operate from a single $5V\pm10\%$ tolerance power supply. With battery backup, data integrity is maintained for supply voltages down to 2.0V. Current drain is $10\,\mu\text{A}$ from a 2.0V supply.

Access times as fast as 25 nanoseconds are available, permitting greatly enhanced system operating speeds. CMOS is used to reduce power consumption in both active and standby modes.


The P4C163 and P4C163L are available in 28-pin 300 mil DIP and SOJ and 28-pin 350 x 550 mil LCC packages providing excellent board level densities.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS





Means Quality, Service and Speed

MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
V _{cc}	Power Supply Pin with Respect to GND	-0.5 to +7	V
V_{TERM}	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5 to V _{cc} +0.5	V
T _A	Operating Temperature	-55 to +125	°C

Symbol	Parameter	Value	Unit		
T _{BIAS}	Temperature Under Bias	perature Under55 to +125			
T _{STG}	Storage Temperature	-65 to +150	°C		
P _T	Power Dissipation	1.0	W		
I _{OUT}	DC Output Current	50	mA		

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade ⁽²⁾	Ambient Temperature	GND	V _{cc}
Military	−55 to +125°C	0V	5.0V ± 10%

Grade ⁽²⁾	Ambient Temperature	GND	V _{cc}
Commercial	0°C to +70°C	0V	5.0V ± 10%

DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage(2)

Cumbal	Donometer	Took Conditions		P4C	163	P4C	I linit	
Symbol	Parameter	Test Conditions		Min	Max	Min	Max	Unit
V _{IH}	Input High Voltage			2.2	V _{cc} +0.5	2.2	V _{cc} +0.5	V
V _{IL}	Input Low Voltage			-0.5 ⁽³⁾	0.8	-0.5 ⁽³⁾	0.8	V
V _{HC}	CMOS Input High Voltage			V _{cc} -0.2	V _{cc} +0.5	V _{cc} -0.2	V _{cc} +0.5	V
V _{LC}	CMOS Input Low Voltage			-0.5(3)	0.2	-0.5 ⁽³⁾	0.2	V
V _{CD}	Input Clamp Diode Voltage	$V_{CC} = Min., I_{IN} = -18 \text{ m}$	A		-1.2		-1.2	V
V _{OL}	Output Low Voltage (TTL Load)	$I_{OL} = +8 \text{ mA}, V_{CC} = \text{Min}.$			0.4		0.4	V
V _{OLC}	Output Low Voltage (CMOS Load)	$I_{OLC} = +100 \mu A, V_{CC} = M$	lin.		0.2		0.2	٧
V _{OH}	Output High Voltage (TTL Load)	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}.$		2.4		2.4		V
V _{OHC}	Output High Voltage (CMOS Load)	$I_{OHC} = -100 \ \mu A, \ V_{CC} = N$	lin.	V _{cc} -0.2		V _{cc} -0.2		V
I _{LI}	Input Leakage Current	$V_{CC} = Max.$ $V_{IN} = GND \text{ to } V_{CC}$	Mil. Com'l.	-10 -5	+10 +5	−5 N/A	+5 N/A	μА
I _{LO}	Output Leakage Current	$V_{CC} = Max., \overline{CE} = V_{IH},$ $V_{OUT} = GND \text{ to } V_{CC}$	Mil. Com'l.	-10 -5	+10 +5	−5 N/A	+5 N/A	μΑ

CAPACITANCES⁽⁴⁾

 $(V_{CC} = 5.0V, T_A = 25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions	Тур.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	5	pF

Symbol	Parameter	Conditions	Тур.	Unit
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF

Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with V $_{\rm IL}$ and I $_{\rm IL}$ not more negative than $-3.0{\rm V}$ and $-100{\rm mA}$, respectively, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.

POWER DISSIPATION CHARACTERISTICS

Over recommended operating temperature and supply voltage(2)

Symbol	Parameter Test Conditions			P4C	163	P4C163L		Unit
Symbol	Parameter	rest Conditions	•	Min	Max	Min	Max	Offic
I _{cc}	Dynamic Operating Current – 25	V _{CC} = Max., f = Max., Outputs Open	Mil. Com'l.		145 125	_	145 N/A	mA
I _{cc}	Dynamic Operating Current – 35, 45	V _{cc} = Max., f = Max., Outputs Open	Mil. Com'l.		120 95	_	120 N/A	mA
I _{SB}	Standby Power Supply Current (TTL Input Levels)	$\overline{\text{CE}}_1 \ge \text{V}_{\text{IH}} \text{ or } \\ \text{CE}_2 \le \text{V}_{\text{IL}}, \text{V}_{\text{CC}} = \text{Max.}, \\ \text{f} = \text{Max.}, \text{Outputs Open}$	Mil. Com'l.	_ _	40 35	_	40 N/A	mA
I _{SB1}	Standby Power Supply Current (CMOS Input Levels)	$\begin{split} \overline{CE}_1 &\geq V_{HC} \text{ or } \\ CE_2 &\leq V_{LC}, \ V_{CC} = Max., \\ f &= 0, \ Outputs \ Open, \\ V_{IN} &\leq V_{LC} \ or \ V_{IN} \geq V_{HC} \end{split}$	Mil. Com'l.	<u> </u>	20 18	_	1 N/A	mA


n/a = Not Applicable

DATA RETENTION CHARACTERISTICS (P4C163L, Military Temperature Only)

Symbol	Parameter	Test Condition	Min			Ma V _{cc} 2.0V	<u>,</u> =	Unit
				2.0V	3.0V	2.00	3.0V	
V_{DR}	V _{cc} for Data Retention		2.0					V
I _{CCDR}	Data Retention Current	<u>CE</u> > V − 0.2V or		10	15	200	300	μΑ
t _{CDR}	Chip Deselect to Data Retention Time	$\begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2V \text{ or } \\ CE_2 &\leq 0.2V, \ V_{IN} \geq V_{CC} - 0.2V \\ \text{or } V_{IN} \leq 0.2V \end{split}$	0					ns
t _R †	Operation Recovery Time		t _{RC} §					ns

^{*}T_A = +25°C

DATA RETENTION WAVEFORM



 $^{{}^{\}S}t_{RC}$ = Read Cycle Time


[†]This parameter is guaranteed but not tested.

AC ELECTRICAL CHARACTERISTICS—READ CYCLE

 $(V_{CC}$ = 5V \pm 10%, All Temperature Ranges)⁽²⁾


Symbol	Parameter	-2	25	-:	35	-45		Unit
Symbol	raiailietei	Min	Max	Min	Max	Min	Max	Onit
t _{RC}	Read Cycle Time	25		35		45		ns
t _{AA}	Address Access Time		25		35		45	ns
t _{AC}	Chip Enable Access Time		25		35		45	ns
t _{oh}	Output Hold from Address Change	3		3		3		ns
t _{LZ}	Chip Enable to Output in Low Z	3		3		3		ns
t _{HZ}	Chip Disable to Output in High Z		10		15		20	ns
t _{OE}	Output Enable Low to Data Valid		13		18		20	ns
t _{OLZ}	Output Enable Low to Low Z	3		3		3		ns
t _{ohz}	Output Enable High to High Z		12		15		20	ns
t _{PU}	Chip Enable to Power Up Time	0		0		0		ns
t _{PD}	Chip Disable to Power Down Time		20		20		25	ns

READ CYCLE NO. 1 (OE CONTROLLED)(5)




- 5. WE is HIGH for READ cycle.
- WE IS THOUTER D Cycle.
 CE₁ is LOW, CE₂ is HIGH and OE is LOW for READ cycle.
 ADDRESS must be valid prior to, or coincident with CE₁ transition LOW and CE₂ transition HIGH.
- 8. Transition is measured $\pm\,200\text{mV}$ from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.

READ CYCLE NO. 2 (ADDRESS CONTROLLED)(5,6)



READ CYCLE NO. 3 ($\overline{\text{CE}}_{1}$, CE_{2} CONTROLLED)^(5,7,10)



Notes:


- 9. READ Cycle Time is measured from the last valid address to the first transitioning address.
- 10. Transitions caused by a chip enable control have similar delays irrespective of whether $\overline{\text{CE}}_{\text{1}}$ or CE_{2} causes them.

AC CHARACTERISTICS—WRITE CYCLE

 $(V_{CC}$ = 5V \pm 10%, All Temperature Ranges)⁽²⁾

		-2	25	-3	35	-4	15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t _{wc}	Write Cycle Time	25		35		45		ns
t _{cw}	Chip Enable Time to End of Write	18		25		33		ns
t _{AW}	Address Valid to End of Write	18		25		33		ns
t _{AS}	Address Set-up Time	0		0		0		ns
t _{wP}	Write Pulse Width	18		20		25		ns
t _{AH}	Address Hold Time	0		0		0		ns
t _{DW}	Data Valid to End of Write	13		15		20		ns
t _{DH}	Data Hold Time	0		0		0		ns
t _{wz}	Write Enable to Output in High Z		10		14		18	ns
t _{ow}	Output Active from End of Write	3		5		5		ns


WRITE CYCLE NO. 1 (WE CONTROLLED)(11)



Notes:

- 11. $\overline{\text{CE}}_1$ and $\overline{\text{WE}}$ must be LOW, and CE₂ HIGH for WRITE cycle.
- 12. OE is LOW for this WRITE cycle to show t_{wz} and t_{ow}.
 13. If CE₁ goes HIGH, or CE₂ goes LOW, simultaneously with WE HIGH, the output remains in a low impedance state.
- 14. Write Cycle Time is measured from the last valid address to the first transitioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED)(11)




AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

TRUTH TABLE

Mode	<u>CE</u> ₁	CE ₂	ŌĒ	WE	I/O	Power	
Standby	Н	Х	Χ	Х	High Z	Standby	
Standby	Х	L	Х	Х	High Z	Standby	
D _{OUT} Disabled	L	I	Н	I	High Z	Active	
Read	L	Н	L	Н	D _{OUT}	Active	
Write	L	Н	Χ	L	High Z	Active	



Note:

Because of the ultra-high speed of the P4C163/L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the $\rm V_{\rm cc}$ and ground planes directly up to the contactor fingers. A 0.01 µF high frequency




Figure 2. Thevenin Equivalent

capacitor is also required between $V_{\rm cc}$ and ground. To avoid signal reflections, proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116Ω resistor must be used in series with D_{OUT} to match 166 Ω (Thevenin Resistance).

Figure 1. Output Load * including scope and test fixture.

PACKAGE SUFFIX


Package Suffix	Description
P	Plastic DIP, 300 mil wide standard
J	Plastic SOJ, 300 mil wide standard
C	Sidebrazed DIP, 300 mil wide
L	Leadless Chip Carrier (ceramic)
F	CERPACK

TEMPERATURE RANGE SUFFIX

Temperature Range Suffix	Description	
С	Commercial Temperature Range, 0°C to +70°C.	
M	Military Temperature Range, –55°C to +125°C.	
МВ	Mil. Temp. with MIL-STD-883D Class B compliance	

ORDERING INFORMATION

Performance Semiconductor's part numbering scheme is as follows:



I = Ultra-low standby power designator L, if available.

ss = Speed (access/cycle time in ns), e.g., 25, 35, 45.

p = Package code, i.e., P, J, C, L.

t = Temperature range, i.e., C, M, MB.

The P4C163L is also available to SMD-5962-88683

SELECTION GUIDE

The P4C163/L is available in the following temperature, speed and package options. The P4C163L is only available over the military temperature range.

Temp.	Speed			
Range	Package	25	35	45
Com'l	Plastic DIP Plastic SOJ	−25PC −25JC	-35PC -35JC	N/A N/A
Mil Temp.	Side Brazed LCC CERPACK	-25CM -25LM -25FM	-35CM -35LM -35FM	-45CM -45LM -45FM
Military Proc'd*	Side Brazed LCC CERPACK	-25CMB -25LMB -25FMB	-35CMB -35LMB -35FMB	-45CMB -45LMB -45FMB

 $^{^{\}star}$ Military temperature range with MIL-STD-883, Class B processing. N/A = Not available