## DATA SHEET



### PCA9558

5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

Product specification

2000 Dec 04

ICL03 — PC Motherboard ICs; Logic Products Group





### 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558

#### **FEATURES**


- 5-bit 2-to-1 multiplexer, 1-bit latch
- 6-bit MUX\_OUTx and NON\_MUXED\_OUT EEPROM programmable and readable via I<sup>2</sup>C-bus
- 5 V tolerant open drain MUX\_OUTx and NON\_MUXED\_OUT outputs
- Active-LOW override input forces all MUX\_OUTx outputs to logic 0
- I<sup>2</sup>C readable MUX\_INx inputs
- 5 V tolerant open drain I/Ox pins, power-up default as outputs
- 1 address pin, allowing up to 2 devices on the I<sup>2</sup>C-bus
- Active-LOW reset input with internal pull-up for the 8 I/O pins
- 2048-bit EEPROM programmable and readable via the I<sup>2</sup>C or I/Os
- Operating power supply voltage range of 3.0 V − 3.6 V
- SMBus compliance with fixed 3.3 V levels
- 2.5 V − 5 V tolerant inputs
- ESD classification testing is done to JEDEC Standard JESD22.
   Protection exceeds 2000 V to HBM per method A114.
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA.

#### DESCRIPTION

The PCA9558 is a multi-function device combining open drain outputs (MUX\_OUTx and NON\_MUXED\_OUT) that are multiplexed between an internal 6-bit EEPROM memory and inputs (MUX\_INx), useful for

jumperless motherboard configuration and configured via I<sup>2</sup>C-bus; 8 open drain General Purpose Input/Output (GPIO) pins, configured via I<sup>2</sup>C-bus; a 256 byte block of general purpose EEPROM with read/write via I<sup>2</sup>C or GPIO. The MUX\_INx inputs can be read via I<sup>2</sup>C.

#### **PIN CONFIGURATION**



#### **ORDERING INFORMATION**


PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER	
28-Pin Plastic TSSOP	0 °C to +70 °C	PCA9558DH	SOT361-1	

#### PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	SCL	Serial I <sup>2</sup> C bus clock
2	SDA	Serial bi-directional I <sup>2</sup> C bus data
3	Ī/O_OUT_LOW	Active-LOW control forces all GPIO to logic 0 outputs
4	A0	A0 Address
5	MUX_IN A	
6	MUX_IN B	
7	MUX_IN C	External inputs to multiplexer
8	MUX_IN D	
9	MUX_IN E	
10	GND	Ground
11–18	I/O[0-7]	Input/Output 0 through 7 (open drain outputs)
19	MUX_SELECT	Active-LOW Select of MUX_IN inputs or EEPROM contents for MUX_OUT outputs
20	MUX_OUT E	
21	MUX_OUT D	
22	MUX_OUT C	Open drain multiplexed outputs
23	MUX_OUT B	
24	MUX_OUT A	
25	NON_MUXED_OUT	Open drain outputs from non-volatile memory
26	MUX_OUT_LOW	Active-LOW control forces all MUX outputs to logic 0
27	WP	Active-HIGH EEPROM write protect
28	$V_{DD}$	Positive voltage rail

PCA9558

#### **BLOCK DIAGRAM**



### 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558

#### I<sup>2</sup>C INTERFACE

Communicating with this device is initiated by sending a valid address on the I<sup>2</sup>C bus. The address format (see Flgure 1) has 6 fixed bits and one user-programmable bits followed by a 1-bit read/write value which determines the direction of the data transfer.




Figure 1. I<sup>2</sup>C Address Byte

Following the address and acknowledge bit are 8 data bits which, depending on the read/write bit in the address, will read data from or write data to the EEPROM. Data will be written to the register if the read/write bit is logic 0 and the WP input is logic 0. Data will be read from the register if the bit is logic 1. The four high-order bits are latched outputs, while the four low order bits are multiplexed outputs (Figure 3).

#### NOTE:

 To ensure data integrity, the EEPROM must be internally write protected when V<sub>CC</sub> to the I<sup>2</sup>C bus is powered down or V<sub>CC</sub> to the component is dropped below normal operating levels.




Figure 2. Command Byte




Figure 3. I<sup>2</sup>C MUX\_OUT Data Byte




Figure 4. I<sup>2</sup>C MUX\_IN Data Byte

### 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558

The Multiplexer function controls the six open drain outputs, MUX\_OUTx and NON\_MUXED\_OUT. This control is effected by the input pins MUX\_SELECT (Pin 19), MUX\_OUT\_LOW (Pin 26), and/or an internal register programmed via the I²C-bus. Upon power-up the multiplex function is controlled by the MUX\_SELECT and MUX\_OUT\_LOW pins. When the MUX\_SELECT signal is a logic 0, the multiplexer will select the data from the 6-bit EEPROM to drive on the MUX\_OUTx and NON\_MUXED\_OUT pins. When the MUX\_SELECT signal is a logic 1, the multiplexer will select the MUX\_INx pins to drive on the MUX\_OUTx pins. The NON\_MUXED\_OUT output is latched from the 6-bit EEPROM on a rising edge of the MUX\_SELECT signal. This latch is transparent while the MUX\_SELECT signal is a logic 0. An internal control register, written via the I²C bus, can also control the multiplexer function. When this register is written, the MUX\_SELECT function can change from the external pin to an internal register. In this register a bit will act in a similar fashion to the MUX\_SELECT input, i.e., a logic 1 will cause the multiplexer to select data from the 6-bit EEPROM to drive on the MUX\_OUTx and NON\_MUXED\_OUT pins. In this configuration, the NON\_MUXED\_OUT will latch data when the PCA9558 acknowledges the I²C-bus. The MUX\_SELECT pin will have no effect on the MUX\_OUTx or NON\_MUXED\_OUT while in this mode. When the MUX\_OUT\_LOW signal is a logic 0 and the multiplexer is configured so that the MUX\_OUTx pins are being driven by the 6-bit EEPROM, the MUX\_OUTx pins will be driven to a logic 0. This information is summarized in Table 1.

Table 1. Multiplexer function table

RE	G.	II.	NPUT	(	OUTPUT
B1 <sup>3</sup>	B0 <sup>3</sup>	MUX_OUT_LOW	MUX_SELECT	MUX_OUTx	NON_MUXED_OUT
х	0	0	1	MUX_INx inputs	latched from EEPROM <sup>1</sup>
х	0	0	0	0	0
х	0	1	1	MUX_INx inputs	latched from EEPROM <sup>1</sup>
х	0	1	0	from EEPROM	from EEPROM
0	1	0	Х	MUX_INx inputs	latched from EEPROM <sup>2</sup>
1	1	0	Х	0	0
0	1	1	Х	MUX_INx inputs	latched from EEPROM <sup>2</sup>
1	1	1	Х	from EEPROM	from EEPROM

#### NOTES:

- 1. NON\_MUXED\_OUT value will be the value present in the 6-bit EEPROM at the time of the rising edge of the MUX\_SELECT input.
- 2. NON\_MUXED\_OUT value will be the value present int he 6-bit EEPROM at the time of the slave ACK when bit1 has changed from 0 to 1.
- 3. These are the 2LSBs of the MUXCNTRL (Mux Control) Register

If the MUX\_OUTx outputs are being driven by the 6-bit EEPROM and this EEPROM is programmed, the outputs will remain stable and change to the new values after the EEPROM program cycle completes.

Examples of Read/Write for MUX control can be found in Figure 5.




Figure 5. I<sup>2</sup>C write for MUXCNTRL register




Figure 6. I<sup>2</sup>C read for MUXCNTRL register

### 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558

The GPIOs are controlled by a set of 4 internal registers: Input Port Register (IPR); Output Port Register (OPR); Polarity Inversion Register (PIR); and the Input/Output Configuration Register (IOCR). Each register is read/write via the I<sup>2</sup>C-bus or 256 byte EEPROM, with the exception of the IPR, which is read only, one at a time. The read/write takes place on the slave ACKNOWLEDGE. The control of which register is currently available to the I<sup>2</sup>C-bus is set by bits in the control register. See Tables 2 through 5 for details.

Table 2. Input Port Register (IPR)

Bit	17	16	15	14	13	I2	l1	10
Default	0	0	0	0	0	0	0	0

This register is an input-only port. It reflects the logic value present on the GPIO pins regardless of whether they are configured as inputs or outputs (IOCR). Writes to this register have no effect.

Table 3. Output Port Register (OPR)

Bit	07	O6	O5	04	О3	02	01	00
Default	0	0	0	0	0	0	0	0

This register is an output-only port. It reflects the outgoing logic levels of the GPIO defined as outputs in the IOCR. Bit values in this register have no effect on GPIO defined as inputs. In turn, reads from this register reflect the value stored in the flip-flop controlling the output, **not** the actual output value.

Table 4. Polarity Inversion Register (PIR)

Bit	P7	P6	P5	P4	P3	P2	P1	P0
Default	1	1	1	1	0	0	0	0

This register enables polarity inversion of GPIO defined as inputs by the IOCR. If a bit in this register is set to a logic 1, the corresponding GPIO input port is inverted. If a bit in this register is set to a logic 0, the corresponding GPIO input port is not inverted.

Table 5. I/O Configuration Register (IOCR)

						•		
Bit	<b>C7</b>	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

This register configures the direction of the GPIO pins. If a bit is set to a logic 1, the corresponding port pin is enabled as an input with a high impedance output driver. If a bit is set to a logic 0, the corresponding port pin is enabled as an output.

Examples of Read/Write to these registers can be found in Figures 7, 8, 13, and 14.

The  $\overline{I/O\_OUT\_LOW}$  input, when held LOW longer than the time  $t_W$ , will reset the GPIO registers to their default (power-up) values.

A read of the present value of the inputs MUX\_INx can be done via the I $^2$ C. This is done by addressing the PCA9558 in a write mode and entering the correct command code. The preset value on the MUX\_INx inputs is latched at the command code ACKNOWLEDGE. A REPEATED START is then sent with the R/W bit set to a logic 1, read, and this latched data is read out on the I $^2$ C-bus. See Figure 9.

## 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558




Figure 7. I<sup>2</sup>C write for GPIO registers




Figure 8. I<sup>2</sup>C read for GPIO registers




Figure 9. I<sup>2</sup>C read of MUX\_INx inputs

### 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558

#### **EEPROM** write operation

#### 6-bit write operation

A write operation to the 6-bit EEPROM requires that an address byte be written after the command byte. This address points to the 6-bit address space in the EEPROM array. Upon receipt of this address, the PCA9558 waits for the next byte that will be written to the EEPROM. The master then ends the transaction with a STOP condition on the I<sup>2</sup>C. See Figure 10.

After the STOP condition, the E/W cycle starts, and the parts will not respond to any request to access the EEPROM array until the cycle finishes, approximately 4 ms.

#### 6-bit read operation

A read operation is initiated in the same manner as a write operation, with the exception that after the word address has been written a REPEATED START condition is placed on the I<sup>2</sup>C-bus and the direction of communication is reversed (see Figure 11).

#### 256 byte write operation (I<sup>2</sup>C)

A write operation to the 256 byte EEPROM requires that an address byte be written after the command byte. This address points to the starting address in the EEPROM array. The four LSBs of this address select a position on a 16 byte page register, the 4 MSBs select which page register. The four LSBs will be auto-incremented after receipt of each byte of data; in this manner, the entire page register can be written starting at any point. Up to 16 bytes of data may be sent to the PCA9558, followed by a STOP condition on the I<sup>2</sup>C-bus. If the master sends more than 16 bytes of data prior to generating a STOP condition, data within the address page will be overwritten and unpredictable results may occur. See Figure 12.

After the STOP condition, the E/W cycle starts, and the parts will not respond to any request to access the EEPROM array until the cycle finishes, approximately 4 ms.

#### 256 byte read operation (I<sup>2</sup>C)

A read operation is initiated in the same manner as a write operation, with the exception that after the word address has been written, a REPEATED START condition is placed on the  $l^2C$ -bus, and the direction of communication is reversed. For a read operation, the entire address is incremented after the transmission of each byte, meaning that the entire 256 byte EEPROM array can be read at one time. See Figure 13.

#### 256 byte EEPROM write to GPIO

A mode is available whereby a byte of data in the 256 byte EEPROM array can be written to the GPIO (OPR). This is initiated by the I<sup>2</sup>C-bus. In this mode, a control word indicating a read from the 256 byte EEPROM and write to the GPIO is sent, followed by the word address of the data within the EEPROM array. Upon ACKNOWLEDGE from the slave, the data is sent to the GPIO. See Figure 14.

#### 256 byte EEPROM write from GPIO

A mode is available whereby data in the GPIO (IPR) can be written to the 256 byte EEPROM. This is initiated by the I<sup>2</sup>C-bus. In this mode, a control word indicating a read from the GPIO and write to the 256 byte EEPROM is sent, followed by the word address for the data to be written. Once the slave sent an ACKNOWLEDGE, the master must send a STOP condition. See Figure 15.

After the STOP condition, the E/W cycle starts, and the parts will not respond to any request to access the EEPROM array until the cycle finishes, approximately 4 ms.

When the Write Protect (WP) input is a logic 0 it allows writes to both EEPROM arrays. When a logic 1, it prevents any writes to the EEPROM arrays.




Figure 10. I<sup>2</sup>C write of 6-bit EEPROM




Figure 11. I<sup>2</sup>C read of 6-bit EEPROM

### 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558




Figure 12.  $I^2C$  page write operation to 256 byte EEPROM; M bytes where M  $\leq$  15




Figure 13.  $I^2C$  read operation from 256 byte EEPROM; M bytes where  $M \ge 1$ 




Figure 14. Read from 256 byte EEPROM and write to GPIO registers

### 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558




Figure 15. Read from GPIO Input Port Register and write to 256 byte EEPROM

#### **RESET**

#### **Power-on Reset**

When power is applied to  $V_{DD}$ , an internal power-on reset holds the PCA9558 in a reset state until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9558 registers and SMBus state machine will initialize to their default states.

#### **External Reset**

A reset of the GPIO registers can be accomplished by holding the I/O\_OUT\_LOW pin low for a minimum of Tw. These GPIO registers return to their default states until the I/O\_OUT\_LOW input is once again high.

### 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558

#### ABSOLUTE MAXIMUM RATINGS1, 2

In accordance with the Absolute Maximum Rating System (IEC 134)

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
$V_{DD}$	DC supply voltage		2.5 to 4.6	V
VI	DC input voltage	Note 3	–0.5 to V <sub>CC</sub> +0.5	V
Vout	DC output voltage	Note 3	–0.5 to V <sub>CC</sub> +0.5	V
T <sub>stg</sub>	Storage temperature range		-60 to +150	°C

#### NOTES

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### RECOMMENDED OPERATING CONDITIONS

CYMPOL	PARAMETER	CONDITIONS	LIN	IITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
$V_{DD}$	DC supply voltage		3	3.6	V
	V <sub>IL</sub>	I <sub>OL</sub> = 3 mA	-0.5	0.9	V
SCL, SDA	V <sub>IH</sub>	I <sub>OL</sub> = 3 mA	2.7	4.0	V
SCL, SDA	$V_{OL}$	I <sub>OL</sub> = 3 mA		0.4	V
	$V_{OL}$	I <sub>OL</sub> = 6 mA		0.6	V
MUX_OUT_LOW, MUX_IN,	V <sub>IL</sub>		-0.5	0.8	V
MUX_SELECT	$V_{IH}$		2.0	4.0	V
MUX_OUT, NON_MUXED_OUT	I <sub>OL</sub>	V <sub>OL</sub> = 0.4 V		4	mA
MOX_OOT, NON_MOXED_OOT	I <sub>ОН</sub>			100	μΑ
dt/dv	Input transition rise or fall time		0	10	ns/V
T <sub>amb</sub>	Operating temperature		0	+70	°C

## 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558

#### **DC CHARACTERISTICS**

CVMDOL	DADAMETER	TEST CONDITION		LIMITS		UNIT
SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNII
Supply						
$V_{DD}$	Supply Voltage		3.0		3.6	V
I <sub>CCL</sub>	Supply Current	Operating mode ALL inputs = 0 V			10	mA
I <sub>CCH</sub>	Supply Current	Operating mode ALL inputs = V <sub>DD</sub>			10	mA
Input SCL	: Input/Output SDA					
V <sub>IL</sub>	Low Level Input Voltage		-0.5		0.8	V
V <sub>IH</sub>	High Level Input Voltage		2		V <sub>CC</sub> + 0.5	V
I <sub>OL</sub>	Low Level Output Current	V <sub>OL</sub> = 0.4	3			mA
I <sub>OL</sub>	Low Level Output Current	V <sub>OL</sub> = 0.6	6			mA
I <sub>IH</sub>	Leakage Current High	$V_I = V_{DD}$	-1		1	μΑ
I <sub>IL</sub>	Leakage Current Low	V <sub>I</sub> = GND	-1		1	μΑ
Cı	Input Capacitance				10	pF
MUX_OUT	_LOW, WP, MUX_SELECT		•		•	
I <sub>IH</sub>	Leakage Current High	$V_I = V_{DD}$			1	μΑ
I <sub>IL</sub>	Leakage Current Low	V <sub>I</sub> = GND			-100	μΑ
C <sub>I</sub>	Input Capacitance				10	pF
Mux A $\rightarrow$ I						
I <sub>IH</sub>	Leakage Current High	$V_I = V_{DD}$			1	μΑ
I <sub>IL</sub>	Leakage Current Low	V <sub>I</sub> = GND			-100	μΑ
Cı	Input Capacitance				10	pF
A0 Inputs						
I <sub>IH</sub>	Leakage Current High	$V_I = V_{DD}$			1	μΑ
I <sub>IL</sub>	Leakage Current Low	V <sub>I</sub> = GND			-100	μΑ
C <sub>I</sub>	Input Capacitance				10	pF
MUX_OUT	x					
V <sub>OL</sub>	Low Level Output Current	(I <sub>OL</sub> = 100 μA)			0.4	V
V <sub>OL</sub>	Low Level Output Current	(I <sub>OL</sub> = 4 mA)			0.7	V
I <sub>OH</sub>	High Level Output Current	$(V_{OH} = V_{DD})$			100	μΑ
NON_MUX	ED OUT		•	•	•	
V <sub>OL</sub>	Low Level Output Current	(I <sub>OL</sub> = 100 μA)			0.4	V
V <sub>OL</sub>	Low Level Output Current	$(I_{OL} = 4 \text{ mA})$		1	0.7	V
I <sub>OH</sub>	High Level Output Current	$(V_{OH} = V_{DD})$			100	μΑ
GPIO			-	-	-	
V <sub>OL</sub>	Low Level Output Current	(I <sub>OL</sub> = 100 μA)			0.4	V
V <sub>OL</sub>	Low Level Output Current	(I <sub>OL</sub> = 4 mA)			0.7	V
I <sub>OH</sub>	High Level Output Current	$(V_{OH} = V_{DD})$		1	100	μΑ

NOTE:

#### **NON-VOLATILE STORAGE SPECIFICATIONS**

PARAMETER	SPECIFICATION
Memory cell data retention	10 years min
Number of memory cell write cycles	3,000 cycles min

<sup>1.</sup>  $V_{HYS}$  is the hysteresis of Schmitt-Trigger inputs

## 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558

#### **AC CHARACTERISTICS**

SYMBOL	DADAMETED		LIMITS		UNIT
STMBOL	PARAMETER	MIN.	TYP.	MAX.	UNII
MUX_INx ⇒	MUX_OUTx				
t <sub>PLH</sub>			21	28	ns
t <sub>PHL</sub>			7	10	ns
MUX_SELE	CT ⇒ MUX_OUTx				
t <sub>PLH</sub>			20	28	ns
t <sub>PHL</sub>			8	12	ns
MUX_OUT_	LOW ⇒ NON_MUXED_OUT				-
t <sub>PLH</sub>			20	26	ns
t <sub>PHL</sub>			8	15	ns
MUX_OUT_	LOW ⇒ MUX_OUTx	•			
t <sub>PLH</sub>			20	28	ns
t <sub>PHL</sub>			7.0	15	ns
t <sub>R</sub>	Output rise time	1.0		10	ns/V
t <sub>F</sub>	Output fall time	1.0		5	ns/V
C <sub>L</sub>	Test load capacitance on outputs				pF
I <sup>2</sup> C Bus					
t <sub>SCL</sub>	SCL clock frequency	10		400	kHz
t <sub>BUF</sub>	Bus free time between a STOP and a START condition	1.3			μs
t <sub>HD:STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	600			ns
t <sub>LOW</sub>	LOW period of SCL clock	1.3			μs
t <sub>HIGH</sub>	HIGH period of SCL clock	600		-12	ns
t <sub>SU:STA</sub>	Set-up time for a repeated START condition	600		-32	ns
t <sub>HD:DAT</sub>	Data hold time	0		10	ns
t <sub>SU:DAT</sub>	Data set-up time	100		-100	ns
t <sub>SP</sub>	Data spike time	0		50	ns
t <sub>SU:STO</sub>	Set-up time for STOP condition	600		10	ns
t <sub>R</sub>	Rise time for both SDA and SCL signals (10 – 400 pF bus)	20		300	ns
t <sub>l</sub>	Fall time for both SDA and SCL signals (10 – 400 pF bus)	20		300	ns
C <sub>L</sub>	Capacitive load for each bus line			400	pF
T <sub>W</sub>	Write cycle time <sup>1</sup>		15		mS

#### NOTE:

<sup>1.</sup> WRITE CYCLE time can only be measured indirectly during the write cycle. During this time, the device will not acknowledge its I<sup>2</sup>C Address.

# 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558




Figure 16.




Figure 17. Open drain output enable and disable times





Figure 18. Test circuit

## 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558

TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm

SOT361-1



#### 0 2.5 5 mm scale

#### **DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	9.8 9.6	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.8 0.5	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE
SOT361-1		MO-153				<del>-95-02-04</del> 99-12-27

### 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM and octal SMBus registered interface with 256 byte I<sup>2</sup>C EEPROM

PCA9558



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 12-00

Document order number: 9397 750 07868

Let's make things better.

Philips Semiconductors



