

# DATA SHEET

**PCK2002PL**

140 MHz PCI-X clock buffer

Preliminary specification

2001 Apr 04

## 140 MHz PCI-X clock buffer

## PCK2002PL


## FEATURES

- General purpose and PCI-X 1:4 clock buffer
- 8-pin TSSOP 3 × 4.4 mm package
- Same form, fit, and function as CDCV304
- See PCK2001 for 48-pin 1:18 buffer part
- See PCK2001M for 28-pin 1:10 buffer part
- See PCK2001R for 16-pin 1:6 buffer part
- Operating frequency: 0 – 140 MHz
- Part-to-part skew < 500 ps
- Low output skew: <200 ps
- 3.3 V operation
- ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM per method A114.

## DESCRIPTION

The PCK2002PL is a 1–4 fanout buffer used as a high-performance, low skew, general purpose and PCI-X clock buffer. It distributes one input clock (BUF\_IN) signal to four output clocks (BUF\_OUT<sub>n</sub>).

## PIN CONFIGURATION



## PIN DESCRIPTION

PIN NUMBER	I/O TYPE	SYMBOL	FUNCTION
1	Input	BUF_IN	Buffered clock input
3, 5, 7, 8	Output	BUF_OUT (0–3)	Buffered clock outputs
6	Input	V <sub>DD</sub>	3.3 V supply
2	Input	OE	Output Enable
4	Input	V <sub>SS</sub>	Ground

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay BUF_IN to BUF_OUT <sub>n</sub>	V <sub>CC</sub> = 3.3 V, C <sub>L</sub> = 25 pF	2.9 2.8	ns
t <sub>r</sub>	Rise time	V <sub>CC</sub> = 3.3 V, C <sub>L</sub> = 25 pF, 0.2V <sub>DD</sub> to 0.6V <sub>DD</sub>	800	ps
t <sub>f</sub>	Fall time	V <sub>CC</sub> = 3.3 V, C <sub>L</sub> = 25 pF, 0.6V <sub>DD</sub> to 0.2V <sub>DD</sub>	600	ps
I <sub>CC</sub>	Total supply current	V <sub>CC</sub> = 3.6 V	50	μA

## ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
8-Pin Plastic TSSOP	–40 to +85 °C	PCK2002PLDP	SOT530-1

## 140 MHz PCI-X clock buffer

PCK2002PL

## FUNCTION TABLE

OE	BUF_IN	BUF_OUTn
L	X	L
H	L	L
H	H	H

ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to  $V_{SS}$  ( $V_{SS} = 0$  V).

SYMBOL	PARAMETER	CONDITION	LIMITS		UNIT
			MIN	MAX	
$V_{DD}$	DC 3.3 V supply voltage		-0.5	+4.3	V
$I_{IK}$	DC input diode current	$V_I < 0$	—	-50	mA
$V_I$	DC input voltage	Note 2	-0.5	$V_{DD} + 0.5$	V
$I_{OK}$	DC output diode current	$V_O > V_{DD}$ or $V_O < 0$	—	±50	mA
$V_O$	DC output voltage	Note 2	-0.5	$V_{DD} + 0.5$	V
$I_O$	DC output source or sink current	$V_O \geq 0$ to $V_{DD}$	—	±50	mA
$T_{stg}$	Storage temperature range		-65	+150	°C
$P_{tot}$	Power dissipation per package plastic medium-shrink SO (SSOP)	For temperature range: 0 to +70 °C above +55 °C derate linearly with 11.3 mW/K	—	850	mW

## NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
$V_{DD}$	DC 3.3V supply voltage		3.0	3.6	V
$C_L$	Capacitive load		20	30	pF
$V_I$	DC input voltage range		0	$V_{DD}$	V
$V_O$	DC output voltage range		0	$V_{DD}$	V
$T_{amb}$	Operating ambient temperature range in free air		-40	+85	°C

## 140 MHz PCI-X clock buffer

PCK2002PL

## DC CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS			LIMITS		UNIT
					$T_{\text{amb}} = -40 \text{ to } +85\text{ }^{\circ}\text{C}$		
		$V_{\text{DD}}$ (V)	OTHER		MIN	MAX	
$V_{\text{IH}}$	HIGH level input voltage	3.0 to 3.6	—	—	2.0	$V_{\text{DD}} + 0.3$	V
$V_{\text{IL}}$	LOW level input voltage	3.0 to 3.6	—	—	$V_{\text{SS}} - 0.3$	0.8	V
$V_{\text{OH}}$	Output HIGH voltage	3.0 to 3.6	$I_{\text{OH}} = -1 \text{ mA}$	—	$V_{\text{DD}} - 0.2$	—	V
		3.0	$I_{\text{OH}} = -24 \text{ mA}$	—	2.0	—	V
		3.0	$I_{\text{OH}} = -12 \text{ mA}$	—	2.4	—	V
$V_{\text{OL}}$	Output LOW voltage	3.0 to 3.6	$I_{\text{OL}} = 1 \text{ mA}$	—	—	0.2	V
		3.0	$I_{\text{OL}} = 24 \text{ mA}$	—	—	0.8	V
		3.0	$I_{\text{OL}} = 12 \text{ mA}$	—	—	0.55	V
$I_{\text{OH}}$	Output HIGH current	3.0	$V_{\text{OUT}} = 1 \text{ V}$	—	-50	—	mA
		3.3	$V_{\text{OUT}} = 1.65 \text{ V}$	—	—	-150	mA
$I_{\text{OL}}$	Output LOW current	3.0	$V_{\text{OUT}} = 2.0 \text{ V}$	—	60	—	mA
		3.3	$V_{\text{OUT}} = 1.65 \text{ V}$	—	—	150	mA
$\pm I_{\text{I}}$	Input leakage current	3.6	$V_{\text{I}} = V_{\text{DD}}$ or GND	—	—	$\pm 5$	$\mu\text{A}$
$I_{\text{CC}}$	Quiescent supply current	3.6	$V_{\text{I}} = V_{\text{DD}}$ or GND	$I_{\text{O}} = 0$	—	100	$\mu\text{A}$

140 MHz PCI-X clock buffer

PCK2002PL

AC CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS $T_{amb} = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$			UNIT
			NOTES	MIN	TYP <sup>6</sup>	MAX	
$T_H$	CLK HIGH time	66 MHz	2	6.0	—	—	ns
$T_L$	CLK LOW time		3	6.0	—	—	ns
$T_H$	CLK HIGH time	140 MHz	2	2.9	—	—	ns
$T_L$	CLK LOW time		3	3.0	—	—	ns
$T_R$	Output rise slew rate		4	1.4	1.7	4.0	V/ns
$T_F$	Output fall slew rate		4	1.5	2.2	4.0	V/ns
$T_{PLH}$	Buffer LH propagation delay		5	1.8	2.9	3.4	ns
$T_{PHL}$	Buffer HL propagation delay		5	1.8	2.8	3.4	ns
$T_{SKW}$	Bus CLK skew		1	—	—	200	ps
$T_{DDSKW}$	Device to device skew		1	—	—	500	ps

- NOTES:
1. CLK skew is only valid for equal loading of all outputs.
  2.  $T_H$  is measured at 0.5  $V_{DD}$  as shown in Figure 2.
  3.  $T_L$  is measured at 0.35  $V_{DD}$  as shown in Figure 2.
  4.  $T_R$  and  $T_F$  are measured as a transition through the threshold region 0.2  $V_{DD}$  to 0.6  $V_{DD}$  and 0.6  $V_{DD}$  to 0.2  $V_{DD}$ .
  5. Input edge rate for these tests must be faster than 1 V/ns.
  6. All typical values are at  $V_{CC} = 3.3 \text{ V}$  and  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ .

AC WAVEFORMS

$V_M = 50\% V_{DD}$   
 $C_L = 25 \text{ pF}$   
 $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.




Figure 1. Load circuitry for switching times.




Figure 2. Buffer Output clock

TEST CIRCUIT





Figure 3. Load circuitry for switching times

140 MHz PCI-X clock buffer

PCK2002PL

TSSOP8: plastic thin shrink small outline; 8 leads; body width 4.4 mm

SOT530-1



---

140 MHz PCI-X clock buffer

PCK2002PL

---

**NOTES**

## 140 MHz PCI-X clock buffer

PCK2002PL

## Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Sunnyvale, California 94088-3409  
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 2001  
All rights reserved. Printed in U.S.A.

Date of release: 04-01

Document order number:

*Let's make things better.*