PC133 SDRAM Registered DIMM

Design Specification

Revision 1.0

May 1999

Prepared By IBM and Reliance Computer Corporation

Table of Contents

1. Product Description

This specification defines the electrical and mechanical requirements for 168-pin, 3.3 Volt, 133MHz, 72-bit wide, Registered Synchronous DRAM Dual In-Line Memory Modules (SDRAM DIMMs).These SDRAM DIMMs are intended for use as main memory when installed in systems such as servers and workstations.

Reference design examples are included which provide an initial basis for Registered DIMM designs. Modifications to these reference designs may be

required to meet all system timing, signal integrity and thermal requirements for 133MHz support. All registered DIMM implementations must use simulations and lab verification to ensure proper timing requirements and signal integrity in the design.

This specification largely follows the JEDEC defined 168-pin 8-Byte Registered SDRAM DIMM product. (Refer to JEDEC standard 21-C, Section 4.5.7, at www.jedec.org).

Product Family Attributes

DIMM Organization	x 72 ECC
DIMM Dimensions (nominal)	5.25" x 1.5"/1.7" x .157"/.320"
Pin Count	168
SDRAMs Supported	64Mb, 128Mb, 256Mb
Capacity	64MB, 128MB, 256MB, 512MB, 1GB
Serial PD	Consistent with JEDEC Rev. 2.0
Voltage Options	3.3 volt (V_{DD}/V_{DDQ})
Interface	LVTTL

2. Environmental Requirements

PC133 SDRAM Registered DIMMs are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Notes
T_{OPR}	Operating Temperature (ambient)	0 to +55	°C	1
H_{OPR}	Operating Humidity (relative)	10 to 90	%	1
T_{STG}	Storage Temperature	-50 to +100	°C	1
H_{STG}	Storage Humidity (without condensation)	5 to 95	%	1
	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1, 2

1. Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Up to 9850 ft.

3. Architecture

Pin Description

|				
CK(0:3)	Clock Inputs		DQ(0:63)	Data Input/Output
CKE(0:1)	Clock Enables		CB(0:7)	ECC Data Input/Output
$\overline{RAS}$	Row Address Strobe		DQMB(0:7)	Data Mask
$\overline{CAS}$	Column Address Strobe		V_{CC}	Power (3.3V)
$\overline{WE}$	Write Enable		V_{SS}	Ground
$\overline{S}$(0:3)	Chip Selects		NC	No Connect
A(0:9,11:13)	Address Inputs		SCL	Serial Presence Detect Clock Input
A10/AP	Address Input/Autoprecharge		SDA	Serial Presence Detect Data Input/Output
BA0-BA1	SDRAM Bank Address		SA(0:2)	Serial Presence Detect Address Inputs
REGE	Register Enable		WP	Write Protect for SPD on DIMM
DU	Don't Use - leave as NC		NC	No Connect

## Input/Output Functional Description

Symbol	Type	Polarity	Function
CK0 - CK3	Input	Positive Edge	The system clock inputs. All of the SDRAM inputs are sampled on the rising edge of their associated clock. CK0 drives the PLL. CK1, CK2 & CK3 are terminated.
CKE0,1	Input	Active High	Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
$\overline{S}0$ - $\overline{S}3$	Input	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. Physical Bank 0 is selected by $\overline{S}0$ and $\overline{S}2$; Bank 1 is selected by $\overline{S}1$ and $\overline{S}3$.
$\overline{RAS}$, $\overline{CAS}$ $\overline{WE}$	Input	Active Low	When sampled at the positive rising edge of the clock, $\overline{CAS}$, $\overline{RAS}$, and $\overline{WE}$ define the operation to be executed by the SDRAM.
BA0, 1	Input	—	Selects which SDRAM bank of four is activated.
A0 - A9, A11-13 A10/AP	Input	—	During a Bank Activate command cycle, A0-A13 defines the row address (RA0-RA13) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A11 defines the column address (CA0-CA11) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0 or BA1. If AP is low, then BA0 and BA1 are used to define which bank to precharge.
DQ0 - DQ63, CB0 - CB7	Input Output	—	Data and Check Bit Input/Output pins.
DQMB0 - DQMB7	Input	Active High	The Data Input/Output masks, associated with one data byte, place the DQ buffers in a high impedance state when sampled high. In Read mode, DQMB has a latency of two clock cycles in Buffered mode or three clock cycles in Registered mode, and controls the output buffers like an output enable. In Write mode, DQMB has a zero clock latency in Buffered mode and a latency of one clock cycle in Registered mode. In this case, DQMB operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high.
V_{DD}, V_{SS}	Supply		Power and ground for the module.
REGE	Input	Active High (Register Mode Enable)	The Register Enable pin is used to permit the DIMM to operate in Buffered mode (inputs re-driven asynchronously) or Registered mode (signals re-driven to SDRAMs when clock rises, and held valid until next rising clock).
SA0 - 2	Input	—	These signals are tied at the system planar to either V_{SS} or V_{DD} to configure the SPD EEPROM.
SDA	Input Output	—	This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus time to V_{DD} to act as a pull up.
SCL	Input	—	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus time to V_{DD} to act as a pull up.
WP	Input	Active High	This signal is pulled low on the DIMM to enable data to be written into the last 128 bytes of the SPD EEPROM.

Registered SDRAM DIMM Pinout

Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side
1	V_{SS}	85	V_{SS}	22	CB1	106	CB5	43	V_{SS}	127	V_{SS}	64	V_{SS}	148	V_{SS}
2	DQ0	86	DQ32	23	V_{SS}	107	V_{SS}	44	NC	128	CKE0	65	DQ21	149	DQ53
3	DQ1	87	DQ33	24	NC	108	NC	45	$\overline{S2}$	129	$\overline{S3}$	66	DQ22	150	DQ54
4	DQ2	88	DQ34	25	NC	109	NC	46	DQMB2	130	DQMB6	67	DQ23	151	DQ55
5	DQ3	89	DQ35	26	V_{DD}	110	V_{DD}	47	DQMB3	131	DQMB7	68	V_{SS}	152	V_{SS}
6	V_{DD}	90	V_{DD}	27	$\overline{WE}$	111	$\overline{CAS}$	48	NC	132	NC	69	DQ24	153	DQ56
7	DQ4	91	DQ36	28	DQMB0	112	DQMB4	49	V_{DD}	133	V_{DD}	70	DQ25	154	DQ57
8	DQ5	92	DQ37	29	DQMB1	113	DQMB5	50	NC	134	NC	71	DQ26	155	DQ58
9	DQ6	93	DQ38	30	$\overline{S0}$	114	$\overline{S1}$	51	NC	135	NC	72	DQ27	156	DQ59
10	DQ7	94	DQ39	31	NC	115	$\overline{RAS}$	52	CB2	136	CB6	73	V_{DD}	157	V_{DD}
11	DQ8	95	DQ40	32	V_{SS}	116	V_{SS}	53	CB3	137	CB7	74	DQ28	158	DQ60
12	V_{SS}	96	V_{SS}	33	A0	117	A1	54	V_{SS}	138	V_{SS}	75	DQ29	159	DQ61
13	DQ9	97	DQ41	34	A2	118	A3	55	DQ16	139	DQ48	76	DQ30	160	DQ62
14	DQ10	98	DQ42	35	A4	119	A5	56	DQ17	140	DQ49	77	DQ31	161	DQ63
15	DQ11	99	DQ43	36	A6	120	A7	57	DQ18	141	DQ50	78	V_{SS}	162	V_{SS}
16	DQ12	100	DQ44	37	A8	121	A9	58	DQ19	142	DQ51	79	CK2	163	CK3
17	DQ13	101	DQ45	38	A10/AP	122	BA0	59	V_{DD}	143	V_{DD}	80	NC	164	NC
18	V_{DD}	102	V_{DD}	39	BA1	123	A11	60	DQ20	144	DQ52	81	WP	165	SA0
19	DQ14	103	DQ46	40	V_{DD}	124	V_{DD}	61	NC	145	NC	82	SDA	166	SA1
20	DQ15	104	DQ47	41	V_{DD}	125	CK1	62	NC	146	NC	83	SCL	167	SA2
21	CB0	105	CB4	42	CK0	126	A12	63	NC	147	REGE	84	V_{DD}	168	V_{DD}

Note: All pin assignments are consistent with all 8-byte unbuffered versions.

Block Diagram: Raw Card Version A (Populated as 1 physical bank of x8 SDRAMs)

RS̄0
RDQMB0   RDQMB4

DQM C̄S
DQ0 — I/O 0
DQ1 — I/O 1   D0
DQ2 — I/O 2
DQ3 — I/O 3
DQ4 — I/O 4
DQ5 — I/O 5
DQ6 — I/O 6
DQ7 — I/O 7

DQM C̄S
DQ32 — I/O 0
DQ33 — I/O 1   D5
DQ34 — I/O 2
DQ35 — I/O 3
DQ36 — I/O 4
DQ37 — I/O 5
DQ38 — I/O 6
DQ39 — I/O 7

RDQMB1   RDQMB5

DQM C̄S
DQ8 — I/O 0
DQ9 — I/O 1   D1
DQ10 — I/O 2
DQ11 — I/O 3
DQ12 — I/O 4
DQ13 — I/O 5
DQ14 — I/O 6
DQ15 — I/O 7

DQM C̄S
DQ40 — I/O 0
DQ41 — I/O 1   D6
DQ42 — I/O 2
DQ43 — I/O 3
DQ44 — I/O 4
DQ45 — I/O 5
DQ46 — I/O 6
DQ47 — I/O 7

DQM C̄S
CB0 — I/O 0
CB1 — I/O 1   D2
CB2 — I/O 2
CB3 — I/O 3
CB4 — I/O 4
CB5 — I/O 5
CB6 — I/O 6
CB7 — I/O 7

RDQMB6

DQM C̄S
DQ48 — I/O 0
DQ49 — I/O 1   D7
DQ50 — I/O 2
DQ51 — I/O 3
DQ52 — I/O 4
DQ53 — I/O 5
DQ54 — I/O 6
DQ55 — I/O 7

RS̄2
RDQMB2   RDQMB7

DQM C̄S
DQ16 — I/O 0
DQ17 — I/O 1   D3
DQ18 — I/O 2
DQ19 — I/O 3
DQ20 — I/O 4
DQ21 — I/O 5
DQ22 — I/O 6
DQ23 — I/O 7

DQM C̄S
DQ56 — I/O 0
DQ57 — I/O 1   D8
DQ58 — I/O 2
DQ59 — I/O 3
DQ60 — I/O 4
DQ61 — I/O 5
DQ62 — I/O 6
DQ63 — I/O 7

RDQMB3

DQM C̄S
DQ24 — I/O 0
DQ25 — I/O 1   D4
DQ26 — I/O 2
DQ27 — I/O 3
DQ28 — I/O 4
DQ29 — I/O 5
DQ30 — I/O 6
DQ31 — I/O 7

#Unless otherwise noted, resistor values are 10 Ohms.

CK0 ——→ PLL
CK1, CK2, CK3 Terminated

REGISTER

S̄0/S̄2 ————— RS̄0/RS̄2
DQMB0 to DQMB7 ——— RDQMB0 - RDQMB7
BA0 - BA1 ————— RBA0 - RBA1 ——→ BA0-BA1: SDRAMs D0-D8
A0-A12 ————— RA0-RA12 ——→ A0-A12: SDRAMs D0-D8
R̄ĀS ————— RR̄ĀS ——→ R̄ĀS: SDRAMs D0 - D8
C̄ĀS ————— RC̄ĀS ——→ C̄ĀS: SDRAMs D0 - D8
CKE0 ————— RCKE0 ——→ CKE: SDRAMs D0 - D8
W̄Ē ————— RW̄Ē ——→ W̄Ē: SDRAMs D0 - D8

VCC — 10k —▷o—
REGE
PCK

Serial Presence Detect
SCL →
WP →
47K   A0   A1   A2
      SA0 SA1 SA2
         SDA ←→

VCC ————→ D0 - D8
VSS ————→ D0 - D8

Note: DQ wiring may differ from that described in this drawing; however DQ/DQMB relationships are maintained as shown.

Block Diagram: Raw Card Version B (Populated as 1 physical bank of x4 SDRAMs)

Block Diagram: Raw Card Version B (Populated as 2 physical banks of x4 SDRAMs)


Note: DQ wiring may differ from that described in this drawing; however, DQ/DQMB relationships are maintained as shown.

#: Unless otherwise noted, resistor values are 10 OHMS.

Block Diagram: Raw Card Versions C & D (Populated as 2 physical banks of x4 SDRAMs)

RS1   RS0

RDQMB0

| DQ0 → I/O 0 | DQM CS | | DQM CS | |
| DQ1 → I/O 1 | D0 | | I/O 1 | D18 |

DQ0 → I/O 0, DQ1 → I/O 1, DQ2 → I/O 2, DQ3 → I/O 3 — D0 / D18

DQ4 → I/O 0, DQ5 → I/O 1, DQ6 → I/O 2, DQ7 → I/O 3 — D1 / D19

RDQMB1

DQ8 → I/O 0, DQ9 → I/O 1, DQ10 → I/O 2, DQ11 → I/O 3 — D2 / D20

DQ12 → I/O 0, DQ13 → I/O 1, DQ14 → I/O 2, DQ15 → I/O 3 — D3 / D21

CB0 → I/O 0, CB1 → I/O 1, CB2 → I/O 2, CB3 → I/O 3 — D4 / D22

RS3

RDQMB2

DQ16 → I/O 0, DQ17 → I/O 1, DQ18 → I/O 2, DQ19 → I/O 3 — D5 / D23

DQ20 → I/O 0, DQ21 → I/O 1, DQ22 → I/O 2, DQ23 → I/O 3 — D6 / D24

RDQMB3

DQ24 → I/O 0, DQ25 → I/O 1, DQ26 → I/O 2, DQ27 → I/O 3 — D7 / D25

DQ28 → I/O 0, DQ29 → I/O 1, DQ30 → I/O 2, DQ31 → I/O 3 — D8 / D26

RDQMB4

DQ32 → I/O 0, DQ33 → I/O 1, DQ34 → I/O 2, DQ35 → I/O 3 — D9 / D27

DQ36 → I/O 0, DQ37 → I/O 1, DQ38 → I/O 2, DQ39 → I/O 3 — D10 / D28

RDQMB5

DQ40 → I/O 0, DQ41 → I/O 1, DQ42 → I/O 2, DQ43 → I/O 3 — D11 / D29

DQ44 → I/O 0, DQ45 → I/O 1, DQ46 → I/O 2, DQ47 → I/O 3 — D12 / D30

CB4 → I/O 0, CB5 → I/O 1, CB6 → I/O 2, CB7 → I/O 3 — D13 / D31

RS2

RDQMB6

DQ48 → I/O 0, DQ49 → I/O 1, DQ50 → I/O 2, DQ51 → I/O 3 — D14 / D32

DQ52 → I/O 0, DQ53 → I/O 1, DQ54 → I/O 2, DQ55 → I/O 3 — D15 / D33

RDQMB7

DQ56 → I/O 0, DQ57 → I/O 1, DQ58 → I/O 2, DQ59 → I/O 3 — D16 / D34

DQ60 → I/O 0, DQ61 → I/O 1, DQ62 → I/O 2, DQ63 → I/O 3 — D17 / D35

Note: DQ wiring may differ from that described in this drawing; however, DQ/DQMB relationships are maintained as shown.

REGISTER

Inputs	Outputs
S0-S3	RS0-RS3
DQMB0 to DQMB7	RDQMB0 - RDQMB7
BA0, BA1	RBA0 → BA0, RBA1 → BA1: SDRAMs D0-D35
A0-A12	RA0-RA12 → A0-A12: SDRAMs D0-D35
RAS	RRAS → RAS: SDRAMs D0 - D35
CAS	RCAS → CAS: SDRAMs D0 - D35
CKE0	RCKE0 → CKE: SDRAMs D0 - D35
WE	RWE → WE: SDRAMs D0 - D35

CK0 → PLL
CK1, CK2 & CK3 → Termination

V_DD — 10k — REGE — PCK

#: Unless otherwise noted, resistor values are 10 OHMS.

Note: Alternate decks in front and back side stack modules selected to improve heat dissipation characteristics.

Serial PD

SCL, WP, 47k, A0 / A1 / A2, SA0 / SA1 / SA2, SDA

V_DD → D0 - D35
V_SS → D0 - D35

Termination for Unused Clock Signals (CK1-CK3)

Clock Net Wiring (CK0)

Notes

1. PLL outputs (PCK) must be wired to assure tracking within ± 100ps at the load (any SDRAM to any SDRAM or any padding capacitor, or any register to any register).
2. Only one PLL output is shown per output type. Any additional PLL outputs will be wired in a similar manner.
3. A maximum of four SDRAM loads should be placed on each PLL output. If there are fewer than four loads, adjust line lengths and capacitive loading on PLL outputs to compensate for lighter loading.
4. Feedback capacitor value 'C' is to be determined based on the phase characteristics of the PLL, and should be selected and verified using the PC100/PC133 Clock Reference Board.

Register Functional Assignments

Raw Card Version A (Two Registers)				Raw Card Versions B, C, and D (Three Registers)					
Register 1		Register 2		Register 1		Register 2		Register 3	
In	Out	In	Out	In	Out	In	Out	In	Out
A0	RA0	DQMB2	RDQMB2	A0	RA0A	A0	RA0B	DQMB0	RDQMB0
A1	RA1	DQMB3	RDQMB3	A1	RA1A	A1	RA1B	DQMB1	RDQMB1
A2	RA2	DQMB6	RDQMB6	A2	RA2A	A2	RA2B	DQMB2	RDQMB2
A3	RA3	DQMB7	RDQMB7	A3	RA3A	A3	RA3B	DQMB3	RDQMB3
A4	RA4	$\overline{S}2$	$R\overline{S}2$	A4	RA4A	A4	RA4B	DQMB4	RDQMB4
A5	RA5	CKE0	RCKE0	A5	RA5A	A5	RA5B	DQMB5	RDQMB5
A6	RA6	BA0	RBA0	A6	RA6A	A6	RA6B	DQMB6	RDQMB6
A7	RA7	BA1	RBA1	A7	RA7A	A7	RA7B	DQMB7	RDQMB7
A8	RA8	A10	RA10	A8	RA8A	A8	RA8B	$\overline{S}0$	$\overline{RS}0$
A9	RA9	A11	RA11	A9	RA9A	A9	RA9B	$\overline{S}1$	$\overline{RS}1$
$\overline{S}0$	$\overline{RS}0$	A12[1]	RA12	A10	RA10A	A10	RA10B	$\overline{S}2$	$\overline{RS}2$
DQMB0	RDQMB0			A11	RA11A	A11	RA11B	$\overline{S}3$	$\overline{RS}3$
DQMB1	RDQMB1			BA0	RBA0A	BA0	RBA0B	$\overline{WE}$	$R\overline{WE}A$
DQMB4	RDQMB4			BA1	RBA1A	BA1	RBA1B	$\overline{WE}$	$R\overline{WE}B$
DQMB5	RDQMB5			$\overline{CAS}$	$R\overline{CAS}A$	$\overline{CAS}$	$R\overline{CAS}B$	A12[1]	RA12A
$\overline{CAS}$	$R\overline{CAS}$			$\overline{RAS}$	$R\overline{RAS}A$	$\overline{RAS}$	$R\overline{RAS}B$	A12[1]	RA12B
$\overline{RAS}$	$R\overline{RAS}$			CKE0	CKE0A				
$\overline{WE}$	$R\overline{WE}$			CKE0	CKE0B				

1. Only used with 256Mbit SDRAMs.

4. Component Details

Pin Assignments for 64Mb and 128Mb SDRAM Planar Components (Top View)

V_{DD}	V_{DD}	1	54	V_{SS}	V_{SS}
DQ0	NC	2	53	NC	DQ7
V_{DDQ}	V_{DDQ}	3	52	V_{SSQ}	V_{SSQ}
NC	NC	4	51	NC	NC
DQ1	DQ0	5	50	DQ3	DQ6
V_{SSQ}	V_{SSQ}	6	49	V_{DDQ}	V_{DDQ}
NC	NC	7	48	NC	NC
DQ2	NC	8	47	NC	DQ5
V_{DDQ}	V_{DDQ}	9	46	V_{SSQ}	V_{SSQ}
NC	NC	10	45	NC	NC
DQ3	DQ1	11	44	DQ2	DQ4
V_{SSQ}	V_{SSQ}	12	43	V_{DDQ}	V_{DDQ}
NC	NC	13	42	NC	NC
V_{DD}	V_{DD}	14	41	V_{SS}	V_{SS}
NC	NC	15	40	NC	NC
$\overline{WE}$	$\overline{WE}$	16	39	DQM	DQM
$\overline{CAS}$	$\overline{CAS}$	17	38	CLK	CLK
$\overline{RAS}$	$\overline{RAS}$	18	37	CKE	CKE
$\overline{CS}$	$\overline{CS}$	19	36	NC	NC
BA0	BA0	20	35	A11	A11
BA1	BA1	21	34	A9	A9
A10/AP	A10/AP	22	33	A8	A8
A0	A0	23	32	A7	A7
A1	A1	24	31	A6	A6
A2	A2	25	30	A5	A5
A3	A3	26	29	A4	A4
V_{DD}	V_{DD}	27	28	V_{SS}	V_{SS}

54-pin Plastic TSOP(II) 400 mil

4Mbit x 4 I/O x 4 Bank

2Mbit x 8 I/O x 4 Bank

Note: Raw Card Versions 'A' and 'B' support the use of the above SDRAM pin assignments.
These pin assignments are consistent with the JEDEC standard package definition.

Pin Assignments for 64Mb and 128Mb 54 pin SDRAM 2 High Stack Package (Dual $\overline{CS}$ Pin) (Top View)

V_{DD} ⌷ 1	54 ⌷ V_{SS}
NC ⌷ 2	53 ⌷ NC
V_{DDQ} ⌷ 3	52 ⌷ V_{SSQ}
NC ⌷ 4	51 ⌷ NC
DQ0 ⌷ 5	50 ⌷ DQ3
V_{SSQ} ⌷ 6	49 ⌷ V_{DDQ}
NC ⌷ 7	48 ⌷ NC
NC ⌷ 8	47 ⌷ NC
V_{DDQ} ⌷ 9	46 ⌷ V_{SSQ}
NC ⌷ 10	45 ⌷ NC
DQ1 ⌷ 11	44 ⌷ DQ2
V_{SSQ} ⌷ 12	43 ⌷ V_{DDQ}
NC ⌷ 13	42 ⌷ NC
V_{DD} ⌷ 14	41 ⌷ V_{SS}
NC/$\overline{CS}$1 (Version 1) ⌷ 15	40 ⌷ NC
$\overline{WE}$ ⌷ 16	39 ⌷ DQM
$\overline{CAS}$ ⌷ 17	38 ⌷ CLK
$\overline{RAS}$ ⌷ 18	37 ⌷ CKE
$\overline{CS}$0/NC ⌷ 19	36 ⌷ NC/$\overline{CS}$1 (Version 2)
BA0 ⌷ 20	35 ⌷ A11
BA1 ⌷ 21	34 ⌷ A9
A10/AP ⌷ 22	33 ⌷ A8
A0 ⌷ 23	32 ⌷ A7
A1 ⌷ 24	31 ⌷ A6
A2 ⌷ 25	30 ⌷ A5
A3 ⌷ 26	29 ⌷ A4
V_{DD} ⌷ 27	28 ⌷ V_{SS}

54-pin Plastic TSOP(II) or TSOJ(II) 400 mil

(4Mbit x 4 I/O x 4 Bank) x 2 High

Version 1: Consistent with Staktek (TM) 2 High stacked package. Raw Card Version 'B' supports the use of this pin assignment.
Version 2: Consistent with IBM Microelectronics and JEDEC standard 2 High stacked package. Raw Card Version 'C' supports the use of this pin assignment.

* $\overline{CS}$0 selects the lower DRAM in the stack.
* $\overline{CS}$1 selects the upper DRAM in the stack.

Pin Assignments for 256Mb 54 pin SDRAM Planar Components (Top View)

V_{DD}	V_{DD}	1	54	V_{SS}	V_{SS}
DQ0	NC	2	53	NC	DQ7
V_{DDQ}	V_{DDQ}	3	52	V_{SSQ}	V_{SSQ}
NC	NC	4	51	NC	NC
DQ1	DQ0	5	50	DQ3	DQ6
V_{SSQ}	V_{SSQ}	6	49	V_{DDQ}	V_{DDQ}
NC	NC	7	48	NC	NC
DQ2	NC	8	47	NC	DQ5
V_{DDQ}	V_{DDQ}	9	46	V_{SSQ}	V_{SSQ}
NC	NC	10	45	NC	NC
DQ3	DQ1	11	44	DQ2	DQ4
V_{SSQ}	V_{SSQ}	12	43	V_{DDQ}	V_{DDQ}
NC	NC	13	42	NC	NC
V_{DD}	V_{DD}	14	41	V_{SS}	V_{SS}
NC	NC	15	40	NC	NC
$\overline{WE}$	$\overline{WE}$	16	39	DQM	DQM
$\overline{CAS}$	$\overline{CAS}$	17	38	CLK	CLK
$\overline{RAS}$	$\overline{RAS}$	18	37	CKE	CKE
$\overline{CS}$	$\overline{CS}$	19	36	A12	A12
BS0	BS0	20	35	A11	A11
BS1	BS1	21	34	A9	A9
A10/AP	A10/AP	22	33	A8	A8
A0	A0	23	32	A7	A7
A1	A1	24	31	A6	A6
A2	A2	25	30	A5	A5
A3	A3	26	29	A4	A4
V_{DD}	V_{DD}	27	28	V_{SS}	V_{SS}

54-pin Plastic TSOP(II) 400mil

16Mbit x 4 I/O x 4 Bank

8Mbit x 8 I/O x 4 Bank

Note: Raw Card Version 'B' supports the use of the above SDRAM
pin assignment. This pin assignment is consistent with the JEDEC
standard package.

Pin Assignments for 256Mb 54 pin SDRAM 2 High Stack Package (Dual $\overline{CS}$ Pin) (Top View)

```
     V_DD  [ 1   ○     54 ]  V_SS
       NC  [ 2          53 ]  NC
    V_DDQ  [ 3          52 ]  V_SSQ
       NC  [ 4          51 ]  NC
      DQ0  [ 5          50 ]  DQ3
    V_SSQ  [ 6          49 ]  V_DDQ
       NC  [ 7          48 ]  NC
       NC  [ 8          47 ]  NC
    V_DDQ  [ 9          46 ]  V_SSQ
       NC  [ 10         45 ]  NC
      DQ1  [ 11         44 ]  DQ2
    V_SSQ  [ 12         43 ]  V_DDQ
       NC  [ 13         42 ]  NC
     V_DD  [ 14         41 ]  V_SS
      CS1  [ 15         40 ]  NC
       WE  [ 16         39 ]  DQM
      CAS  [ 17         38 ]  CLK
      RAS  [ 18         37 ]  CKE
      CS0  [ 19         36 ]  A12
      BA0  [ 20         35 ]  A11
      BA1  [ 21         34 ]  A9
   A10/AP  [ 22         33 ]  A8
       A0  [ 23         32 ]  A7
       A1  [ 24         31 ]  A6
       A2  [ 25         30 ]  A5
       A3  [ 26         29 ]  A4
     V_DD  [ 27         28 ]  V_SS
```

54-pin Plastic TSOP(II) or TSOJ(II) 400 mil

(16Mbit x 4 I/O x 4 Bank) x 2 High

Note: Raw Card Version 'B' supports the use of the above SDRAM pin assignment. This pin assignment is consistent with the Staktek (TM) 2 High stacked package.

* $\overline{CS0}$ selects the lower DRAM in the stack.
* $\overline{CS1}$ selects the upper DRAM in the stack.

Pin Assignments for 256Mb 66 pin SDRAM 2 High Stack Package (Dual $\overline{CS}$ Pin) (Top View)

V_{DD}	1		66	V_{SS}
NC	2		65	NC
V_{DDQ}	3		64	V_{SSQ}
NC	4		63	NC
DQ0	5		62	DQ3
V_{SSQ}	6		61	V_{DDQ}
NC	7		60	NC
NC	8		59	NC
V_{DDQ}	9		58	V_{SSQ}
NC	10		57	NC
DQ1	11		56	DQ2
V_{SSQ}	12		55	V_{DDQ}
NC	13		54	NC
NC	14		53	NC
V_{DDQ}	15		52	V_{SSQ}
NC	16		51	NC
NC	17		50	NC
V_{DD}	18		49	NC
NC	19		48	V_{SS}
NC	20		47	DQM
$\overline{WE}$	21		46	NC
$\overline{CAS}$	22		45	CK
$\overline{RAS}$	23		44	CKE0
$\overline{CS}0$	24		43	CKE1
$\overline{CS}1$	25		42	A12
BA0	26		41	A11
BA1	27		40	A9
A10/AP	28		39	A8
A0	29		38	A7
A1	30		37	A6
A2	31		36	A5
A3	32		35	A4
V_{DD}	33		34	V_{SS}

66-pin Plastic TSOJ 400 mil

(16Mbit x 4 I/O x 4 Bank) x 2 High

Note: Raw Card Version 'D' supports the use of this SDRAM
pin assignment. This pin assignment is consistent with IBM Microelectronics
and JEDEC standard packages.

SDRAM Component Specifications

The 133MHz SDRAM components used with this DIMM design specification are intended to be consistent with the latest revision of the Intel "PC SDRAM" Specification. However, the following information supersedes the equivalent data within the Intel PC100 SDRAM Specification. SDRAM component specification violations also violate 133MHz registered DIMM specifications.

DC Electrical Characteristics

Symbol	Parameter	Min	Max	Units	Notes
V_{DD}	Supply Voltage	3.0	3.6	V	
V_{DDQ}	I/O Supply Voltage	3. 0	3.6	V	
Ii_l	Input Leakage Current ($0 < V_{IN} < V_{DDQ}$)	-10	+10	µA	1, 2
I_{CCLP}	I_{cc} Low Power (CKE low, all banks closed)	-	2	ma	
V_{OH}	Output High Voltage (I_{OH} = -4mA)	2.4	-	V	
V_{OL}	Output Low Voltage (I_{OL} = 4mA)	-	0.4	V	
C_{IN}	Input Pin Capacitance (@1MHz, 23C T_J, 1.4V bias, 200mV swing, V_{CC}=3.3V)	2.5	3.8	pF	3
$C_{I/O}$	I/O Pin Capacitance(@1MHz, 23C T_J, 1.4V bias, 200mV swing, V_{CC}=3.3V)	4.0	6.5	pF	4
C_{CLK}	Pin Capacitance (@1MHz, 23C T_J, 1.4V bias, 200mV swing, V_{CC}=3.3v)	2.5	3.5	pF	5
L_{PIN}	Pin Inductance		10	nH	
T_A	Ambient Temperature (No Airflow)	0	55	°C	

1. Input leakage currents include hi-Z output leakage for all bi-directional buffers with tri-state outputs.
2. No Activate or Precharge currents should be included in the Iccac value.
3. Target 3.15pF
4. Target 4.8pF
5. Target 3.0pF

AC Timing Parameters (T_A = 0-65°C; V_{CC} = 3.0V - 3.6V; CL= 2, 3) (Part 1 of 2)

Symbol	Parameter		Speed Grade 100MHz		Speed Grade 133MHz/100MHz		Units	Notes
			Min	Max	Min	Max		
t_{CLK}	Clock Period		10		7.5		ns	
t_{CH}	Clock High Time Rated @1.5V		3		2.5		ns	
t_{CL}	Clock Low Time		3		2.5		ns	
t_{SI}	Input Setup Times	Address/ Command & CKE	2		1.5		ns	
		Data	2		1.5		ns	
t_{HI}	Input Hold Times	Address/Command & CKE	1		0.8		ns	
		Data	1		0.8		ns	
t_{AC}	Output Valid From Clock	$\overline{CAS}$ Latency = 2 limited application, 2 banks *all outputs switching*		7.0		N/A	ns	1
		$\overline{CAS}$ Latency = 2 LVTTL levels, Rated @50pF *all outputs switching*		6.0 (tco = 5.2)		5.4 (tco = 4.6)	ns	1
		$\overline{CAS}$ Latency = 3 LVTTL levels, Rated @50pF *all outputs switching*		6.0 (tco = 5.2)		5.4 (tco = 4.6)		1
t_{OH}	Output Hold From Clock Rated @ 50pF (1.8ns @ 0pf)		3		2.7		ns	
t_{OHZ}	Output Valid to Z		3	9	2.7	7	ns	
t_{CCD}	CAS to CAS Delay		1		1		t_{CLK}	
t_{CBD}	CAS Bank Delay		1		1		t_{CLK}	
t_{CKE}	CKE to Clock Disable		1		1		t_{CLK}	
t_{RP}	RAS Precharge Time		20.0		20.0		ns	
t_{RAS}	RAS Active Time		50		45		ns	
t_{RCD}	Activate to Command Delay (RAS to CAS Delay)		20.0		20.0		ns	
t_{RRD}	RAS to RAS Bank Activate Delay		20		15		ns	
t_{RC}	RAS Cycle Time		70		67.5		ns	
t_{DQD}	DQM to Input Data Delay		0		0		t_{CLK}	
t_{DWD}	Write Cmd. to Input Data Delay		0		0		t_{CLK}	
t_{MRD}	Mode Register set to Active delay		3		3		t_{CLK}	
t_{ROH}	Precharge to O/P in High Z			CL		CL	t_{CLK}	2

1. Access times to be measured w/input signals of 1V/ns edge rate, 0.8V to 2.0V.
2. CL = CAS Latency
3. Data Masked on the same clock
4. Self refresh Exit is asynchronous, requiring 10ns to ensure initiation. Self refresh exit is complete in 10ns + t_{RC}.
5. Timing is asynchronous. If t_{set} is not met by rising edge of CLK then CKE is assumed latched on next cycle.
6. If the clock is stopped during self refresh or power down, 200 clocks are required before CKE is high.
7. For 64Mbit SDRAM technology, 4096 refresh cycles. For 256Mbit SDRAM technology, 8192 refresh cycles.

AC Timing Parameters (T_A = 0-65°C; V_{CC} = 3.0V - 3.6V; CL= 2, 3) (Part 2 of 2)

Symbol	Parameter	Speed Grade 100MHz		Speed Grade 133MHz/100MHz		Units	Notes
		Min	Max	Min	Max		
t_{DQZ}	DQM to Data in High Z for read	2		2		t_{CLK}	
t_{DQM}	DQM to Data mask for write	0		0		t_{CLK}	3
t_{DPL}	Data-in to PRE Command Period	20		15		ns	
t_{DAL}	Data-in to ACT (PRE) Command period (Auto precharge)	5		5		t_{CLK}	
t_{SB}	Power Down Mode Entry		1		1	t_{CLK}	
t_{SRX}	Self Refresh Exit Time	10		10		ns	4
t_{PDE}	Power Down Exit Set up Time	1		1		t_{CLK}	5
t_{CLKSTP}	Clock Stop During Self Refresh or Power Down	200		200		t_{CLK}	6
t_{REF}	Refresh Period		64		64	ms	7
t_{RFC}	Row Refresh Cycle Time	80.0		75.0		ns	

1. Access times to be measured w/input signals of 1V/ns edge rate, 0.8V to 2.0V.
2. CL = CAS Latency
3. Data Masked on the same clock
4. Self refresh Exit is asynchronous, requiring 10ns to ensure initiation. Self refresh exit is complete in 10ns + t_{RC}.
5. Timing is asynchronous. If t_{set} is not met by rising edge of CLK then CKE is assumed latched on next cycle.
6. If the clock is stopped during self refresh or power down, 200 clocks are required before CKE is high.
7. For 64Mbit SDRAM technology, 4096 refresh cycles. For 256Mbit SDRAM technology, 8192 refresh cycles.

Register Component Specifications

Please refer to the vendor register data sheets for all technical specifications and requirements. Below is a chart explaining which possible registers may be used on each DIMM type.

DIMM Register Use

Raw Card Version	# of SDRAMs per output	Register Type[1]	Qty
A, AA	9	ALVC162835/4[2],AVC16835/4 or equiv.	2
B	9	ALVC162835/4[2],AVC16835/4 or equiv.	3
	18	ALVC162835/4[2],AVC16835/4 or equiv.	3
C	18	ALVC162835/4[2],AVC16835/4 or equiv.	3
D	18	ALVC162835/4[2],AVC16835/4 or equiv.	3
E	9	ALVC162835/4[2],AVC16835/4 or equiv.	3

1. Assemblies may use either '835 or '834 devices with Raw Card Version A,B,C,D or E. The inverter position must be populated when using '835 registers, whereas an inverter bypass jumper must be populated when using '834 registers.
2. A 'fast' version of this device is required for 133MHz operation.

The following specifications for the registers are critical for proper operation of PC133 registered DIMMs. These are meant to be a subset of the parameters for the device, but must be met if a different, but functionally equivalent, part is to be used.

Critical Register Specifications

Register	Parameter	From (input)	From (output)	Conditions	T_A = 0-70° C V_{CC}= 3.3V $\pm$ 0.3V			Units
					Min	Typ	Max	
ALVC162835/4[2],AVC16835/4 or equiv.	$t_{PD (9\ loads)}$*	Clock	Y	500 Ohm, 50pF	1.4	---	3.5	ns
	$t_{PD (18\ loads)}$*	Clock	Y	500 Ohms, 30pF	0.7	---	2.5	ns
	I_I	NA	NA	V_I = 0 to 3.6V			10	uA
	t_{setup}	NA	NA		1.0			ns
	t_{hold}	NA	NA		0.6			ns
	Clock Cin	NA	NA		3.3	4.0	6.0	pF

* The t_{PD} value in this table would equate to the 'Time-to Vm' delay described in the post-register timings section of this document. The first value applies to DIMMs with nine SDRAM loads per register output, and the second to DIMMs with eighteen SDRAM loads per register output. These values should serve as only an initial starting point, as the critical timing closure is dependent on the DIMM net structure and the distributed load.

Register Sourcing

This document is not intended to be an approved vendor list for support chip components. Although it is recommended that all PC133 RDIMM registers meet the specifications documented above, it is up to each DIMM producer to select the registers and register vendors which meet these requirements, and to guarantee robustly operating DIMMs. For this reason all references to specific register sources have been removed. In addition, any use of a naming convention is only for reference; differently marked, functionally equivalent, registers are acceptable.

PLL Component Specifications

Please refer to the vendor PLL data sheets for all technical specifications and requirements. Below is a chart explaining which PLLs are used on each DIMM type.

DIMM PLL Use

Raw Card Version	# of SDRAMs per output	PLL Type[2]	Qty
A	3	CDC2509	1
AA[1]	3	CDC2510	1
B	2	CDC2510	1
	4	CDC2510	1
C	4	CDC2510	1
D	4	CDC2510	1
E	3	CDC2510	1

1. This DIMM design allows DIMM producers to utilize a common PLL part number for all of their PC133 RDIMM designs. This raw card design is optional and may be used in place of Raw Card Design A.
2. These are 133MHz versions of the PLLs utilized on 100MHz SDRAM Registered DIMMs.

The following specifications for the PLL are critical for proper operation of the PC133 Registered DIMMs. These are meant to be a subset of the parameters for the device.

Critical PLL Specifications

Device	Parameter	From	To	$T_A = 70°$ C, $V_{CC} = 3.3V \pm 0.3V$			Units
				Min	Typ	Max	
CDC2509/10	Operating Frequency	-----	-----	50	---	140	MHz
CDC2509/10	Jitter	Output in = CLK n	Output in = CLK n+1	-75	---	+75	ps
CDC2509/10	SSC Induced Skew[1,2]	Output in = CLK n	Output in = CLK n+1	-----	---	+150	ps
CDC2509/10	Skew[2]	Output	Output	-----	---	+150	ps
CDC2509/10	Clock Input Capacitance	-----	----	-----	4	------	pF

1. SSC Induced Skew: SSC = Spread Spectrum Clock. The use of SSC synthesizers on the system motherboard will reduce EMI.
2. Skew is defined as the total clock skew between any two outputs and is therefore specified as a maximum only.

The PLL used on the registered DIMM needs to support SSC synthesizers with the following parameters:

Parameter	Min	Max
Modulation Frequency	30KHz	50KHz
Clock Frequency Deviation (ex. for 133 MHz: 132.3MHz to 133MHz range)		0.5%

PLL designs should target the following values to meet the 150ps maximum of SSC induced skew:
- Greater than 1.2MHz PLL loop bandwidth
- Less than -0.031 degrees of phase angle

PLL Sourcing

This document is not intended to be an approved vendor list for support chip components. Although it is recommended that all PC133 RDIMM PLLs meet the specifications documented above, it is up to each DIMM producer to select the PLL and PLL vendors which meet these requirements, and to guarantee robustly operating DIMMs. For this reason all references to specific PLL sources have been removed. In addition, any use of a naming convention is only for reference; differently marked, functionally equivalent, PLLs are acceptable.

5. Registered DIMM Details

SDRAM Module Configurations (Reference Designs)

Raw Card Version	DIMM Capacity	DIMM Organization	SDRAM Density	SDRAM Organization	# of SDRAMs	SDRAM Package Type	# of Physical Banks	# of Banks in SDRAM	# Address bits row/col/banks
A	64MB	8Mx72	64Mbit	8Mx8	9	54 lead TSOP	1	4	12/9/2
	128MB	16Mx72	128Mbit	16Mx8	9	54 lead TSOP	1	4	12/10/2
	256MB	32Mx72	256Mbit	32Mx8	9	54 lead TSOP	1	4	13/10/2
B[1]	128MB	16Mx72	64Mbit	16Mx4	18	54 lead TSOP	1	4	12/10/2
	256MB	32Mx72	128Mbit	32Mx4	18	54 lead TSOP	1	4	12/11/2
	512MB	64Mx72	256Mbit	64Mx4	18	54 lead TSOP	1	4	13/11/2
	256MB	32Mx72	64Mbit	16Mx4	36	54 lead stack TSOP	2	4	12/10/2
	512MB	64Mx72	128Mbit	32Mx4	36	54 lead stack TSOP	2	4	12/11/2
	1GB	128Mx72	256Mbit	64Mx4	36	54 lead stack TSOP	2	4	13/11/2
C[1]	256MB	32Mx72	64Mbit	16Mx4	36	54 lead stack TSOJ	2	4	12/10/2
	512MB	64Mx72	128Mbit	32Mx4	36	54 lead stack TSOJ	2	4	12/11/2
D	1GB	128Mx72	256Mbit	64Mx4	36	66 lead stack TSOJ	2	4	13/11/2
E[2]	128MB	16Mx72	64Mbit	8Mx8	18	54 lead TSOP	2	4	12/10/2
	256MB	32Mx72	128Mbit	16Mx8	18	54 lead TSOP	2	4	12/10/2
	512MB	64Mx72	256Mbit	32Mx8	18	54 lead TSOP	2	4	13/10/2

1. Raw Card Version 'B' and 'C' share the same topology information (with the exception of a few nets listed in the topology portion of this document), and vary in the location and size of the landing pads for the SDRAMs.
2. Raw Card Version 'E' is a recently defined requirement and has been added here for completeness. This card will be fully defined in a future release of this specification.

Input Loading Matrix

Signal Names	Input Device	R/C A Planar	R/C B		R/C C Stack	R/C D Stack	R/C E Planar
			Planar	Stack			
Clock (CK0)	PLL	1	1	1	1	1	1
CKE0	Register	1	2	2	2	2	1
CKE1	Register	0	0	0	0	0	1
Addr/RAS/CAS/BA/WE	Register	1	2	2	2	2	2
Chip Selects	Register	1	1	1	1	1	1
DQ/CB	SDRAM	1	1	2	2	2	1
DQMB	Register	1	1	1	1	1	1
REGE	*	1 or 2	1 or 3	1 or 3	1 or 3	1 or 3	1 or 3
SCL/SDA/SA/WP	EEPROM	1	1	1	1	1	1

* REGE wires to an inverter (one load), or to all registers (if an '834 or equivalent register is utilized).

PC133 Gerber Releases

'Reference' Gerber file updates will be released as needed. This Registered DIMM specification will reflect the most recent Gerber files, but may also be updated to reflect clarifications to the specification only; in these cases the Gerber files will not be updated. The following table outlines the most recent Gerber file releases.

Note: Initial Gerber releases are identified in the 'read-me' file by their date. Future Gerber releases will include both a date and a revision label. All changes to the Gerber file are also documented within the 'read-me' file.

Raw Card Version	Specification Revision	Applicable Gerber File	Notes
A	1.0	2/1/99 (A1)	Original release
AA[1]	1.0	----(AA)	In development
B	1.0	12/14/98 (B2)	Second release
C	1.0	2/19/98 (C1)	Original release
D	1.0	5/12/99(D1)	Original Release
E	1.1 (planned)	---(E1)	In development
1. This DIMM design allows DIMM producers to utilize one PLL part number for all of their PC133 Registered DIMMs. This DIMM raw card is optional and may be selected by the DIMM producer. Any future revisions (although none are planned) will use raw card design 'AA' as the base design. It is important to note that there is no electrical difference between R/C Version 'A' and R/C Version 'AA'. All changes are clearly listed in the read me file associated with the Raw Card AA release.			

Example Raw Card Version A Component Placement

Front

Side

3.99
0.157 max.

1.5" (nominal)

Front   **Back**

4.24
0.167

4.24
0.167

1.27 ± 0.10
0.050 ± 0.004

Example Raw Card Version B (Planar) and E Component Placement

Front

Side

$\dfrac{3.99}{0.157 \text{ max.}}$

Front   **Back**

1.7" (nominal)

$\dfrac{4.24}{0.167}$ $\dfrac{4.24}{0.167}$

$\dfrac{1.27 \pm 0.10}{0.050 \pm 0.004}$

Example Raw Card Versions B (Stacked) and C Component Placement

Front

Side

(TSOJ) 8.13
(TSOP) XXX

(TSOJ)0.320max.
(TSOP) XXX

Front

Back

1.7" (nominal)

$\dfrac{4.24}{0.167 \text{ min.}}$

$\dfrac{4.24}{0.167 \text{ min.}}$

$\dfrac{1.273 \pm 0.10}{0.050 \pm 0.004}$

Example Raw Card Version D Component Placement

Front

Side

8.13
0.320 MAX.

Front   **Back**

1.7" (nominal)

4.24
0.167 MIN.

4.24
0.167 MIN.

1.273 ± 0.10
0.050 ± 0.004

6. DIMM Wiring Details

Signal Groups

This specification categorizes SDRAM timing-critical signals into seven groups whose members have identical loadings and routings. The following table summarizes the signals contained in each group.

Signal Group	Signals In Group	Raw Card Version	Page
Clock (PLL input and output)	CK [3:0]	A, B, C, D	32
Data	DQ [63:0]; CB [7:0]	A, B, C, D	34
Data Mask (1, 2, or 4 loads)	DQMB[0, 2-7]	A	35
	DQMB [0, 2-4, 6-7]	B, C, D	
Data Mask (2, 3, or 6 loads)	DQMB [1]	A	36
	DQMB [1,5]	B, C, D	
Chip Select	CS [3:0]	A, B, C, D	37
Clock Enable	CKE [0,1]	A, B, C, D	39
Address/Control	Ax, BAx, RAS, CAS, WE	A	41
	A, BA, RAS, CAS	A	42
	WE	B, C, D	43

General Net Structure Routing Guidelines

Net structures and lengths must satisfy signal quality and setup/hold time requirements for the memory interface. Net structure diagrams for each signal group are shown in the following sections. Each diagram is accompanied by a trace length table that lists the minimum and maximum allowable lengths for each trace segment and/or net.

The general routing requirements are as follows

- Route all signal traces except clocks using either 6/10 or 4/6 rules, i.e., 6 mil traces and 10 mil minimum spacing between adjacent traces.
- Route clocks using 4/12 or 6/18 rules.
- Route clocks using at least 90% of the total trace length in the inner layers.
- No test points are required.

Explanation of Net Structure Diagrams

The net structure routing diagrams provide a reference design example for each raw card version. These designs provide an initial basis for registered DIMM designs. The diagrams should be used to determine individual signal wiring on a DIMM for any supported configuration. Only transmission lines (represented as cylinders and labeled with trace length designators "TL") represent physical trace segments. All other lines are zero in length. To verify DIMM functionality, a full simulation of all signal integrity and timing is required. The given net structures and trace lengths are not inclusive for all solutions.

Once the net structure has been determined, the permitted trace lengths for the net structure can be read from the table below each net structure routing diagram. Some configurations require the use of multiple net structure routing diagrams to account for varying load quantities on the same signal. All diagrams define one load as one SDRAM input. The net structure routing data in this document accurately represent reference Raw Card versions A, B, C, and D. Raw Card Version E will be added in a future revision

Net Structure Example

A 256MB double-sided ECC DIMM using 64Mbit 16Mx4 SDRAM devices would have a data net structure as shown in the following diagram.

Clock Net Structures

CK[3:0]

SDRAM clock signals must be carefully routed to meet the following requirements:
- Signal quality
- Rise/fall time
- SDRAM component edge skew
- Motherboard chipset clock edge skew
- Registered PC100 DIMM compatible delays (trace lengths and loads)

Net Structure Routing for PLL Clock Input

Clock Net Lengths for PLL Input Net Structures

Raw Card	TL0	TL1	TL2	TL3		R1 Ohms	C1	C2	Notes
				Min	Max				
A	0.177	2.661	3.003	0.221	0.291	10	12	12	1, 2, 3
B,&C	0.127	2.647	3.108	0.194	0.254	10	12	12	1, 2, 3
D	0.127	2.645	3.108	0.194	0.254	10	12	12	1, 2, 3

1. All distances are given in inches and must be kept within a tolerance of ± 0.01 inch
2. All capacitances are given in pF and must be kept within a tolerance of ± 5%
3. The value of C2 shall be determined based on the SDRAM capacitance and PLL phase characteristics of each supplier.

Net Structure Routing for PLL Clock Output

Loaded Clock

TL2 — SDRAM Pin

PLL Output — TL0 — R1 (Add for R/C B and C DIMMs) — TL1 — TL2 — SDRAM Pin — Add for R/C A DIMMs

TL2 — SDRAM Pin

Second SDRAM pin used on Stacked DIMMs only.

Register Input Clock

TL4 — Register

PLL Output — TL3 — TL4 — Register — R/C Version B, C, & D Only

TL4 — Register

Unloaded Clock

Leave unused PLL outputs floating

Trace Lengths for PLL Clock Output Net Structure

Raw Card	TL0		R1 Ohms	TL1		TL2		TL3	TL4		Notes
	Min	Max		Min	Max	Min	Max		Min	Max	
A	1.856	1.861	N/A	N/A	N/A	1.278	1.280	0.079	0.845	0.848	1, 2, 3
B planar	0.112	0.444	24.9	3.410	3.740	0.253	0.254	0.934	0.827	0.829	1, 2
B stacked & C	0.112	0.444	0	3.410	3.740	0.253	0.254	0.934	0.827	0.829	1, 2
D	3.417	3.453	N/A	N/A	N/A	0.227	0.228	0.934	0.827	0.829	1, 2, 3

1. All distances are in inches and should be kept within a tolerance of ± 0.01 inch
2. All capacitances are given in pF and should be kept within a tolerance of ± 5%
3. R/C A and D do not have R1, therefore TL0 in the table equals TL0 + TL1 in the diagram

Data Net Structures

DQ[63:0] and CB[7:0]

For specifying trace segment lengths, data lines have been grouped according to the location of their edge connector pins. These two data groups specify segment lengths that make the data lines connecting to the outside edge of the DIMM connector shorter in minimum and maximum length than those data lines on the inside edge of the DIMM connector. This allows the designer to pair longer data line traces on the mother-board with potentially shorter traces on DIMMs, and to pair longer DIMM traces with potentially shorter traces on the motherboard. Data Group 1 includes data line DQ [63-56, 39-24, 7-0]. Data Group 2 includes data lines DQ [55-40, 23-8] and CB [7-0].

Net Structure Routing for Data

Trace Lengths for Data Net Structure

Raw Card	Data Group	TL0		TL1		Total		Notes
		Min	Max	Min	Max	Min	Max	
A	I	0.136	0.176	0.799	0.869	0.838	1.040	1, 2
	II	0.134	0.312	0.787	1.018	0.942	1.285	1, 2
B & C	I	0.127	0.148	1.013	1.067	1.145	1.203	1, 2
	II	0.126	0.345	1.291	1.415	1.453	1.658	1, 2
D	I	0.128	0.148	1.014	1.020	1.143	1.163	1, 2
	II	0.126	0.344	1.292	1.380	1.429	1.645	1, 2

1. All distances are given in inches and should be kept within a tolerance of ± 0.01 inch
2. Total Min and Total Max refer to the min and max respectively of L0 + L1.

Data Mask Net Structures

1/2/4 Loads: DQMB[0,2-7] for Raw Card Version A and DQMB[0,2-4,6-7] for Raw Card Versions B, C, D

Data Mask loading and net structures vary based on the specific DQMB pin, the card architecture, and DRAM organization. The following pages describe each of the net structures utilized on the reference designs.

Net Structure Routing for Data Mask (1/2/4 Loads)

Trace Lengths for Data Mask Net Structures (1/2/4 Loads)

Raw Card	# of Loads	TL0		TL1		TL2		TL3		TL4		R1 Ohms	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
A	1	0.275	0.342	0.113	0.142	0.726	1.631	N/A	N/A	0.098	0.102	24.9	1, 2
B	2 or 4	0.199	0.991	0.170	0.259	2.710	2.783	0.729	0.885	N/A	N/A	49.9	1
C	4	0.198	0.989	0.169	0.259	2.714	3.069	0.700	0.825	N/A	N/A	49.9	1
D	4	0.199	0.990	0.170	0.259	2.882	3.500	0.384	0.385	N/A	N/A	30.0	1

1. All distances are given in inches and should be kept within a tolerance of ± 0.01 inches.
2. For Raw Card Version A, L2 = L2 + L3 as represented in the diagram above.

2/3/6 Loads: DQMB[1] for Raw Card Version A and DQMB[1,5] for Raw Card Versions B,C & D

Net Structure Routing for Data Mask (2/3/6 Loads)

Trace Lengths for Data Mask Net Structures (2/3/6 Loads)

Raw Card	# of Loads	TL0		TL1		TL2		TL3		R1 Ohms	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
A	2	0.333	--	0.113	--	0.059	--	0.831	1.056	24.9	1
B	3 or 6	0.887	1.070	0.101	0.125	2.767	2.780	0.770	0.892	49.9	1
C	6	0.885	1.069	0.101	0.125	2.766	2.779	0.740	0.862	49.9	1
D	6	0.887	1.167	0.101	0.124	3.101	3.108	0.081	0.664	30.0	1

1. All distances are given in inches and should be kept within a tolerance of ± 0.01 inches.

Chip Select Net Structures

$\overline{\text{CS}}$ [3:0]

Two fundamental net structures are defined for Chip Selects, depending on whether x4 or x8 SDRAMs are used.

Net Structure Routing for Chip Select (Raw Card Version A)

Trace Lengths for Chip Select Net Structures (S0, S1)

Raw Card	# of Loads	TL0	TL1	TL2	TL3	TL4		TL5		TL6	Notes
						Min	Max	Min	Max		
A (S0 Net)	5	0.329	0.10	0.416	0.672	N/A	0.684	0.134	0.368	1.312	1
A (S2 Net)	4	0.293	0.120	1.039	0.370	0.238	0.461	0.134	0.370	N/A	1

1. All distances are given in inches and should be kept within a tolerance of $\pm\,0.01$ inches.

Net Structure Routing for Chip Select (Raw Card Versions B, C, D)

Trace Lengths for Chip Select Net Structures (S0, S1, S2, S3)

Raw Card	TL0		TL1		TL2		TL3		TL4		TL5		TL6		TL7		R1 Ohms	Notes
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
B	0.232	1.336	0.140	0.206	2.760	2.868	0.389	0.580	0.148	0.152	0.527	0.617	0.173	0.311	0.781	0.874	0	1
C	0.232	1.122	0.140	0.206	2.636	2.775	0.389	0.533	0.147	0.585	0.430	0.616	0.158	0.253	0.514	0.827	0	1
D	0.214	1.195	0.153	0.206	2.268	2.707	0.100	0.561	0.084	0.514	0.477	0.679	0.148	0.356	0.749	0.856	0	1

1. All distances are given in inches and should be kept within a tolerance of ± 0.01 inches.

Clock Enable Net Structures

CKE [0]

CKE0 is connected to all SDRAMs on the card, similar to an address. At this time, CKE1 is not uniquely wired on raw card versions A, B, and C or D.

Net Structure Routing for Clock Enable (Raw Card Version A)

Trace Lengths for Clock Enable Net Structure (Raw Card A)

Raw Card	No. of loads	TL0	TL1	TL2	TL3	TL4		TL5	R1 Ohms	Notes
						Min	Max			
A	9	0.297	1.315	1.438	0.700	0.204	0.273	0.046	100	1

1. All distances are given in inches and should be kept within a tolerance of ± 0.01 inches.

Net Structure Routing for Clock Enable (Raw Cards B, C, & D)

Note: These signals are double loaded on the input to the register so this net structure is repeated twice.

Trace Lengths for Clock Enable Net Structures (Raw Cards B, C, & D)

Raw Card	TL0		TL1		TL2		TL3		TL4		TL5		TL6		Notes
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
B	0.784	1.03	2.844	2.899	0.459	0.530	0.145	0.150	0.527	0.630	0.210	0.286	0.535	0.662	1
C	0.782	0.819	2.880	2.897	0.458	0.476	0.144	0.149	0.527	0.564	0.193	0.260	0.505	0.529	1
D	N/A	0.702	1.900	2.322	N/A	0.463	0.150	0.153	N/A	0.555	0.114	0.137	0.652	0.711	1

1. All distances are given in inches and should be kept within a tolerance of ± 0.01 inches.

Address/Control Net Structures

Ax, BAx, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$ for Raw Card Version A

Net Structure Routing for Address and Control

Trace Lengths for Address and Control Net Structures

Raw Card	TL0		TL1		TL2		TL3		TL4		TL5		TL6		R1 Ohms	Notes
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
A	0.328	0.686	1.295	1.329	1.256	1.405	0.661	0.704	0.125	0.375	0.058	0.182	0.127	0.272	100	1

1. All distances are given in inches and should be kept within a tolerance of ± 0.01 inches.

A, BA, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ for Raw Card Versions B, C, D

Net Structure Routing for Address and Control

Note: These signals are double loaded on the input to the register, so this net structure is repeated twice.

Trace Lengths for Address and Control Net Structures

Raw Card	TL0		TL1		TL2		TL3		TL4		TL5		TL6		Notes
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
B	0.254	0.583	2.454	3.535	0.389	0.492	0.145	0.150	0.527	0.625	0.201	0.287	0.538	0.704	1
C	0.254	0.441	2.483	3.535	0.389	0.492	0.145	0.154	0.527	0.625	0.172	0.287	0.533	0.704	1
D	0.224	0.527	0.222	0.345	0.358	0.576	0.125	0.211	0.470	0.577	0.169	0.275	0.634	0.846	1

1. All distances are given in inches and should be kept within a tolerance of ± 0.01 inches.

$\overline{\text{WE}}$ **for Raw Card Versions B, C, & D**

Net Structure Routing for Write Enable

Second SDRAM pin used on stacked DIMMs only.

Note: These signals are double loaded on the input to the register, so this net structure is repeated twice.

Trace Lengths for Write Enable Net Structure

Raw Card	TL0	TL1		TL2		TL3		TL4		TL5		TL6		TL7		R1 Ohms	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
B	1.189	0.117	0.129	2.793	2.793	0.489	0.507	0.149	0.150	0.549	0.596	0.229	0.253	0.674	0.756	0	1
C	1.249	0.117	0.129	2.792	2.831	0.489	0.507	0.148	0.150	0.549	0.596	0.200	0.224	0.643	0.726	0	1
D	1.223	0.128	0.130	N/A	1.28	N/A	0.432	0.128	0.150	0.552	0.577	0.169	0.275	0.732	0.745	0	1

1. All distances are given in inches and should be kept within a tolerance of ± 0.01 inches.

Cross Section Recommendations

The DIMM printed circuit board design uses six-layers of glass epoxy material. PCBs must contain full ground plane and full power plane layers. The PCB stackup must be designed with either 4 or 6 mil wide traces.

Note: The PCB edge connector contacts shall be gold-plated and not chamfered.

PCB Electrical Specifications

Parameter	Min	Max	Units
Trace velocity: S0 (outer layers)	1.6	2.2	ns/ft
Trace velocity: S0 (inner layers)	2.0	2.2	ns/ft
Trace impedance: Z0 (all layers)	58.5	71.5	Ohms

Layer Stackup for 6 mil Traces

Layer Stackup for 4 mil Traces

Component Types and Placement

Components shall be surface mounted on both sides of the PCB and positioned on the PCB to meet the minimum and maximum trace lengths required for SDRAM signals. Bypass capacitors, for SDRAM devices, must be practically located near the device power pins. In two-bank SDRAM designs, the second SDRAM bank devices will be stacked on the first SDRAM bank devices.

The following layouts suggest placement for the Raw Card Versions A - E. Exact spacing is not provided, but should be based on manufacturing constraints and signal routing constraints imposed by this design guide.

7. Timing Budget

The post-register timings on the Registered DIMMs are critical. The following table describes the post-register timing budget for a typical PC133 Registered DIMM, under these conditions:

- Raw Card Version 'B', Planar Configuration
- SDRAM Input Capacitance range of 2.6pF to 3.1pF
- IDT Register- P/N ALVCF162835A
- Worst Case Transition (High to Low or Low to High)
- 't_{CO}' (no load) timing methodology

DIMM Post-Register Timing

Symbol	Parameter	Time (ns) Set-up	Time (ns) Hold	Notes
t_{CLK}	Clock cycle time	7.50	7.50	1
t_{CO}	Maximum time for the signal to exit the register. This is measured into a 0pF load.	−2.11	1.31	1, 2
t_{PD}	Maximum time for the signal to propagate from the register to any SDRAM. The switching point for a rising edge is 1.6Volts, and 1.2Volts for a falling edge.	−2.66	0.77	1, 2
t_{REG}	Shift in the register clock in relationship to the SDRAM. The input clocks to the registers and the SDRAM are purposely skewed to aid in the setup time of the signals into the SDRAM.	0.35	−0.55	1
t_{Setup}	Setup time required for the SDRAM inputs	−1.50	NA	1
t_{Hold}	Hold time required for the SDRAM inputs	NA	−0.80	1
$t_{Skew}{}^{*}$	Clock jitter and skew on the DIMM	−0.325	-0.25	1
t_{SS}	Simultaneous Switch adder	−0.35	NA	1, 2
Margin		**0.91**	**0.48**	1

Note:
1. The timing values shown are consistent with registers available at the time this specification was written. All registers must meet the combined delay values and ensure positive margin, although the specific delay value for each term may vary.
2. The timing values for t_{CO}, t_{PD}, and t_{SS}, when added together, define the overall delay from clock at the register to the time when the last re-driven signal arrives at the SDRAM (setup time), or earliest re-driven signal changes state after clock (hold time).

*DIMM Clock Contributions (t_{Skew})

t_{Skew} for Setup		Units
DIMM PLL JItter	0.75	ns
DIMM PLL Skew	0.150	ns
DIMM Clock Net Skew	0.10	ns
Total	0.325	ns

t_{Skew} for Hold		Units
DIMM PLL Skew	0.150	ns
DIMM Clock Net Skew	0.10	ns
Total	0.250	ns

Other methods can be used to evaluate post-register timings. One such method is 'Time to Vm' that uses the register timing into its specified test load (instead of t_{CO}, open circuit) and adds or subtracts the timing into the SDRAM net and loads. Both of these timing methods were used in the design of the 'reference DIMMs'. The same overall timing budget must be maintained, regardless of the timing method used.

8. Serial PD Definition

The Serial Presence Detect function MUST be implemented on the PC SDRAM Registered DIMM. The component used and the data contents must adhere to the most recent version of the JEDEC SDRAM Serial Presence Detect Specifications. Please refer to this document for all technical specifications and requirements of the serial presence detect devices.

The following table is intended to be an **example** of a typical PC133 DIMM programmed for 3/3/3 (CL/tRP/tRCD), 133MHz operation. This SPD table is also programmed with 100MHz and 66MHz operation in order to maintain compatibility with these other frequency range operations. SPD values indicating different DIMM performance characteristics, such as CL = 2 operation at 133MHz, will be utilized based on a specific DIMMs' characteristics.

Serial Presence Detect Data EXAMPLE Raw Card Version 'B', 16Mx72 Registered DIMM (Part 1 of 2)

Byte #	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
0	Number of Serial PD Bytes Written during Production	128	80	
1	Total Number of Bytes in Serial PD device	256	08	
2	Fundamental Memory Type	SDRAM	04	
3	Number of Row Addresses on Assembly	12	0C	
4	Number of Column Addresses on Assembly	10	0A	
5	Number of DIMM Banks	1	01	
6 - 7	Data Width of Assembly	x72	4800	
8	Assembly Voltage Interface Levels	LVTTL	01	
9	SDRAM Device Cycle Time (CL = 3)	7.5ns	75	1, 2
10	SDRAM Device Access Time from Clock at CL= 3	5.4ns	54	
11	Assembly Error Detection/Correction Scheme	ECC	02	
12	Assembly Refresh Rate/Type	SR/1X(15.625µs)	80	
13	SDRAM Device Width	x4	04	
14	Error Checking SDRAM Device Width	x4	04	
15	SDRAM Device Attr: Min Clk Delay, Random Col Access	1 Clock	01	
16	SDRAM Device Attributes: Burst Lengths Supported	1, 2, 4, 8, Full Page	8F	
17	SDRAM Device Attributes: Number of Device Banks	4	04	
18	SDRAM Device Attributes: $\overline{CAS}$ Latency	2, 3	06	
19	SDRAM Device Attributes: $\overline{CS}$ Latency	0	01	
20	SDRAM Device Attributes: $\overline{WE}$ Latency	0	01	
21	SDRAM Module Attributes	Registered/Buffered with PLL	IF	
22	SDRAM Device Attributes: General	Write-1/Read Burst, Precharge All, Auto-Precharge	0E	
23	Minimum Clock Cycle at CLX-1 (CL = 2)	15.0ns	F0	1, 2
24	Maximum Data Access Time (t_{AC}) from Clock at CLX-1 (CL = 2)	9.0ns	90	
25	Minimum Clock Cycle Time at CLX-2 (CL = 1)	N/A	00	

1. In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM $\overline{CAS}$ latency).
2. Minimum application clock cycle time is 7.5ns (133MHz).
3. cc = Checksum Data byte, 00-FF (Hex).
4. ww = Binary coded decimal week code, 01-51 (Decimal) ' 01-34 (Hex).
5. yy = Binary coded decimal year code, 0-00 (Decimal) ' 00-63 (Hex).
6. ss = Serial number data byte, 00-FF (Hex).
7. These values apply to PC100 applications only, per Intel PC66/100 SPD standards.

Serial Presence Detect Data EXAMPLE Raw Card Version 'B', 16Mx72 Registered DIMM (Part 2 of 2)

Byte #	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
26	Maximum Data Access Time (t_{AC}) from Clock at CLX-2 (CL = 1)	N/A	00	
27	Minimum Row Precharge Time (t_{RP})	20.0ns	14	
28	Minimum Row Active to Row Active delay (t_{RRD})	15.0ns	0F	
29	Minimum $\overline{RAS}$ to $\overline{CAS}$ delay (t_{RCD})	20.0ns	14	
30	Minimum $\overline{RAS}$ Pulse width (t_{RAS})	45.0ns	2D	
31	Module Bank Density	128MB	20	
32	Address and Command Setup Time Before Clock	1.5ns	15	
33	Address and Command Hold Time After Clock	0.8ns	08	
34	Data Input Setup Time Before Clock	1.5ns	15	
35	Data Input Hold Time After Clock	0.8ns	08	
36 - 61	Reserved	Undefined	00	
62	SPD Revision	JEDEC 2	02	
63	Checksum for bytes 0 - 62		cc	3
64 - 71	Manufacturers' JEDEC ID Code			
72	Assembly Manufacturing Location			
73 - 90	Assembly Part Number			
91 - 92	Assembly Revision Code			
93 - 94	Assembly Manufacturing Date			4, 5
95 - 98	Assembly Serial Number			6
99 - 125	Reserved			
126	Reserved		64	7
127	Reserved		85	7
128 - 255	Open for Customer Use	Undefined	00	

1. In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM $\overline{CAS}$ latency).
2. Minimum application clock cycle time is 7.5ns (133MHz).
3. cc = Checksum Data byte, 00-FF (Hex).
4. ww = Binary coded decimal week code, 01-51 (Decimal) ' 01-34 (Hex).
5. yy = Binary coded decimal year code, 0-00 (Decimal) ' 00-63 (Hex).
6. ss = Serial number data byte, 00-FF (Hex).
7. These values apply to PC100 applications only, per Intel PC66/100 SPD standards.

9. Product Label

The following label should be applied to all PC133-compatible DIMMs, to fully describe the key attributes of the module. The label can be in the form of a stick-on label, silk screened onto the assembly, or marked using an alternate customer-readable format. A minimum font size of 8 points should be used, and the number can be printed in one or more rows on the label.

Format:

PC133m-abc-dde-fg

Where:

> m: Module Type
>> R = Registered DIMM
>> U = Unbuffered DIMM (no registers on DIMM)
> a: SDRAM CAS Latency
> b: SDRAM minimum t_{RCD} specification (in clocks)
> c: SDRAM minimum t_{RP} specification (in clocks)
> dd: SDRAM t_{AC} specification (into 50pF load), with no decimal point
>> 54= 5.4ns t_{AC}
> e: JEDEC SPD Revision used on this DIMM
>> 2 = JEDEC SPD Revision 2.0
> f: Gerber file used for this design (if applicable)
>> A: Reference design for R/C 'A' is used for this assembly
>> AA: Reference design for R/C 'AA' is used for this assembly
>> B: Reference design for R/C 'B' is used for this assembly
>> C: Reference design for R/C 'C' is used for this assembly
>> D: Reference design for R/C 'D' is used for this assembly
>> E: Reference design for R/C 'E' is used for this assembly
>> Z: None of the 'Reference' designs were used on this assembly
> g: Revision number of the reference design used:
>> 1: 1st revision (1st release)
>> 2: 2nd revision (2nd release)
>> 3: 3rd revision (3rd release)
>> Blank: Not Applicable (used with 'Z' above)

Example:

> PC133R-333-542-B2
> is a PC133 Registered DIMM
> with CL = 3, t_{RCD} = 3, t_{RP} = 3
> and a t_{AC} = 5.4ns, using JEDEC SPD Revision 2
> and produced based on the 'B' raw card Gerber, 2nd release

10. DIMM Mechanical Specifications

JEDEC has standardized detailed mechanical information for the 168 Pin DIMM family. This information can be accessed on the worldwide web as follows:

1. Go to http://www.jedec.org.

2. Click on 'Free Standards and Docs.'

3. Scroll down and double click on 'Publication 95.'

4. Under 'Outlines/Registrations,' click on 'Microelectronics Outlines.'

5. Scroll down and select 'MO-161' to download the PDF for this product family.

Simplified Mechanical Drawing with Keying Positions

Note:
The keying defines the DIMM as a 3.3V Registered DIMM with Serial PDs.
- The center key position defines the voltage for the DIMM. For PC133, this key is in the center of the opening, defining this as a 3.3V DIMM.
- The left key position defines the architecture of the DIMM. For PC133, this key is in the right portion of the opening, defining the DIMM as a 'second generation' 168 pin DIMM with serial PDs.

11. Supporting Hardware

Clock Reference Board

To facilitate the measurement of clock arrival time to the SDRAM for both Unbuffered and Registered SDRAM DIMMs, a 'Clock Reference Board' has been released. This board includes the following:

- A frequency synthesizer *to provide 100MHz and 133MHz clocks*
- A clock buffer *to re-drive clocks to the module socket and reference nets*
- A 168P DIMM socket, with four clock inputs wired *CS and CKE pins are tied inactive*
- A 'Registered' DIMM reference net *consistent with this PC133 spec and the Intel PC100 Revision 1.2 and later DIMMs*
- An 'Unbuffered' DIMM reference net *consistent with the Intel PC100 Unbuffered DIMM spec*
- A clock buffer 'standard test load' *to permit characterization of the clock buffer into its test load*

This clock reference board is generally available in the industry, and should be used by module producers, as well as system designers, to ensure modules meet the intended clock timings defined in this specification. Every effort has been taken to minimize clock variations and clock skew on these boards.

Note: On PC133 Registered DIMMs, as well as PC100 Registered DIMMs produced to the Intel Specification Revision 1.2 and higher, the clock arrival time at the SDRAM will differ by several hundred picoseconds when compared to the PC100 Unbuffered DIMMs (the clock on the Registered DIMMs will be 'earlier'). This is due to the reduction in PLL input padding capacitance on the Registered DIMMs, from the original 24pF (on early PC100 Registered DIMMs) to the current 12pF value. This reduction results in a lower input capacitance on the Registered DIMM clock (CK0) than on the clocks used on the Unbuffered DIMMs, causing the Registered DIMM clock to arrive at the PLL earlier. This reduction in PLL input capacitance results in an improved clock rise-time on Registered DIMMs (permitting higher frequency operation), and in addition, helps to reduce jitter.

12. Application Notes

Clocking Timing Methodology

The clock to SDRAM delay is intended to be identical to PC100 Registered DIMMs. As with PC100 Registered DIMMs, the entire clock delay is present between the clock tab pin and the PLL input, and is accomplished via a trace length, a series resistor, and the inclusion of an input padding capacitor at the input of the PLL. This delay should be modeled by the module supplier, to ensure accuracy, if a raw card other than one of the 'reference designs' is utilized. The clock 'Reference Net' below is provided for use during module simulation to ensure an accurate clock delay, since measurement of the delay is impractical (due to the reflections at the clock tab pin).

Registered DIMM Clock Reference Net

The clock delay from the input of the PLL to the input of any SDRAM is designed to be 0ns (nominal). The clock arrival time at the PLL input should not be adjusted, although sources of timing variation include PLL input capacitance, padding capacitor and series resistor tolerances, and DIMM impedance variations (the latter items have a minor affect). Due to these variations, it is possible that there will be a difference between the input of the PLL and the input of the SDRAM --a reasonable target for this variation is +/-100ps.

The most important factor in clock measurements is to ensure consistent clock arrival times at the SDRAM. The clock reference board Registered DIMM reference net provides the standard net delay for this measurment. The DIMM suppliers must adjust the value of the feedback capacitor to place the clock arrival at the SDRAM on the DIMM within +/-100ps of the clock arrival at the Registered DIMM clock reference net (measured as a 'mean', since the PLL and source jitter makes this measurement difficult). This value is a target for DIMM suppliers and does not include worst case contributions of PLL skew, PLL phase error, feedback capacitor variations, and DIMM variations.

The clock to the register should lead the SDRAM clock by approx. 450ps (nominal), with a target range of $+/-$ 100ps. The actual delay may vary, as a result of the input capacitance of the SDRAMs, and the register clock input capacitance. The register clock to SDRAM clock relationship may be adjusted by doing the following:

1. For register clocks arriving less than 450ps (nominal) prior to the SDRAM input clock:
    -   Resistors on the clock nets to the SDRAMs may be increased in value in order to increase the propagation delay to the SDRAMs.
2. For register clocks arriving greater than 450ps (nominal) prior to the SDRAM input clock:
    -   A padding capacitor location is included in the register clock net, and when populated, this capacitor will increase the propagation delay to the registers.
    -   Resistors on the SDRAM clock nets, where applicable, may be reduced in value in order to reduce the propagation delay to the SDRAMs.

All changes defined above require simulation to verify the targeted results. Simulation of the clock nets will allow each DIMM manufacturer to determine the most effective method for achieving a -450ps nominal relationship between the register input clock and the SDRAM input clock. It is critical that this analysis be done in order to maintain the required rise-time characteristics at the input of both the SDRAM and the registers. In cases where the register clock cannot be placed in the ideal timing window, post-register timings will need to be adjusted, by the DIMM producer, to ensure robust module operation.

Revision Log (Part 1 of 4)

Revision Info	Page of Revision	Description of Change
Revision 0.8 12/4/98	pg 2	Updated the footnote in the SDRAM Module Configurations Table. Update typo on addressing for the 256MB SDRAM Module Configuration.
	pg 11	Updated address information to include maximum addressing.
	pg 13	Updated block diagram to reflect the design- each chip select sees nine SDRAM loads each.
	pg 14	Updated block diagram to reflect the design- each chip select sees nine SDRAM loads each.
	pg 15	Inserted a new block diagram which reflects the Raw Card Version C and D designs, whereby Chip selects alternate between upper and lower SDRAMs in order to enhance thermal characteristics.
	pg 16	Updated the register wiring for the Raw Card Version B,C and D to clarify the use of CKE0 and 1. Removed the note on this table indicating that this info was preliminary.
	pg 17,18,19 & 20	Inserted a note clarifying which Raw Card utilizes the defined pin assignment.
	pg 18	Removed the note indicating that one raw card would support both Version 1 and 2 SDRAM pin assignments.
	pg 19	Fixed typo in header.
	pg 21	Changed the input capacitor value for a terminated clock net to 12pF to match rev 1.2 of the Intel PC100 RDIMM specification. Removed Note 2 under the clock net wiring section.
	pg 30	Updated note on topology info to indicate that info pertaining to R/C B accurately depicts the current design, while A, C and D are not verified to date.
	pg 31-41	Updated all topology information to accurately reflect the Raw Card Version 'B' design.
	pg 31	Moved the Register Clock input topology to the next page to clarify that it is a PLL output. Changed the input capacitor value for a terminated clock net to 12pF to match rev 1.2 of the Intel PC100 RDIMM specification.
	pg 32	Renamed wire lengths for the PLL output to the SDRAM. Added a resistor to the PLL output to the SDRAM net. Changed table for clarification. Updated clock loading for SDRAMs to show differences between R/C A and R/C B, C & D.
	pg 34 & 35	Removed L4 from topology as L3 = L4.
	pg 39	Added note to clarify use of CKE0 and 1 on the different Raw Card Versions.
	pg 42	Updated Max I/O capacitance to 6.5pF.
	pg 43	Changed definition of T_{RP},T_{RAS},T_{RCD},T_{RRD} and T_{RC} into ns.
	pg 44	Changed definition of T_{DPL} into ns. Added specification for T_{RFC}.
	pg 45 & 46	Added an example SPD table for Raw Card Version B, 16Mx72.
	pg 47	Changed V_{CC} to 3.3 V +-0.3V. Updated Critical Register Specifications. Created a new note listing early register suppliers.
	pg 48	Changed V_{CC} to 3.3V +-0.3V. Added Operating frequency. Created a note listing early PLL suppliers.
Revision 0.9 2/5/99	pg 2	Added JEDEC SPD document as additional reference document.
	pg 3	Updated the overall module height, so that it was specified consistently with JEDEC's mechanical definitions.

Revision Log   (Part 2 of 4)

Revision Info	Page of Revision	Description of Change
	pg 4	Added a new definition for Dimension 'T' to the mechanical DIMM dimensions and changed current 'T' to 'T1'.
	pg 10	Corrected pin assignment to be consistent with JEDEC defined 168 pin Registered DIMMs (previously columns were placed in the incorrect order).
	pgs 12-15	Changed An to A12 in all of the references to addresses in the block diagram.
	pg 14	Removed note in reference to CS alternating decks.
	pg 16	Removed note referring to preliminary wiring for Raw Card Version A. Added A12 to the register wiring for use with 256Mb SDRAMs. Clarified use of CKE1 on Raw Card Version D.
	pg 17	Removed x16 SDRAM pinout, as it does not apply to the specified DIMMs.
	pg 19	Added a new page to reflect the 256Mbit SDRAM stacked Staktek™ pin assignment.
	pg 20	Removed A12 and A13 labels from the bank select pins. Corrected organization label below pin assignment.
	pg 22	Updated clock net wiring drawing for CK0 to clarify the PLL to register structure, and to indicate the design goal for the relationship between the PLL clk input and the SDRAM clk input.
	pg 23-24	Added a description of the clocking methodology, as well as the clock reference board.
	pg 25	Updated post-register timing example. Added a description of the post-register timing methodology.
	pg 28	Changed board impedance tolerance to ±10% to be consistent with the latest Intel PC100 specification. Removed dielectric constant specification, as without test methodology this number has little meaning.
	pg 33	Updated Note which indicates the contents of the topology pages.
	pgs 34-45	Updated all topology information to accurately reflect Raw Card Version A and C.
	pg 34	Updated Note 3 in the table to indicate that SDRAM capacitance also impacts the feedback capacitor value utilized.
	pg 37-38	Corrected R1 value to be consistent with the Gerber release.
	pg 39	Updated topology diagram to clarify wiring for chip selects on Raw Card Version A.
	pg 40	Corrected R1 value to be consistent with the Gerber release.
	pg 41	Updated topology diagram to clarify wiring for CKE on Raw Card Version A.
	pg 42	Updated and added notes to clarify the use of CKE1 on Raw Card Version D only.
	pg 43	Removed Raw Card Version A description from this topology in order to clarify wiring. Changed labels for signals to be consistent with the rest of the documentation. Added a note to the topology.
	pg 44	Added a page to describe the Address and Control topology for Raw Card Version A (removed table for resistance values, which is now incorporated into the table on this new page).
	pg 46	Added a page to describe the input loading characteristics of the DIMMs.
	pg 47	Removed Iccslfrf and Iccac from the SDRAM specifications, as it is an unnecessary value for the purposes of this spec.
	pg 49	Changed t_{RFC} from 80ns to 75ns to match the JEDEC PC133 ballot.
	pg 51	Indicated that Byte 126 and 127 in the SPDs are 'Reserved'.
	pg 52	Indicated that equivalent part numbers may also be used in the register component specification table. Added a specification for register clock input capacitance. Added a note to the critical register specifications table.

Revision Log (Part 3 of 4)

Revision Info	Page of Revision	Description of Change
	pg 53	Updated text to indicate that the133MHz specifications are required. Deleted reference to 'B' in PLL P/N.
	pg 54	Added a page to describe the Gerber releases (dates and applicable specifications).
	pg 55	Added a page to describe the labeling requirements for PC133 RDIMMs.
Revision 0.91 4/1/99	all	Reorganized sections and added section numbers to facilitate the use of this document as the basis of future module design specifications. Adjusted terminology to match industry standards. Made no changes in technical content. Replaced DIMM Dimensions and Tolerances table and detailed mechanical drawings with instructions to locate JEDEC's worldwide web site where up-to-date information and drawings for these DIMMs can be found.
Revision 1.0 5/25/99	pg 4	Clarified standard for JEDEC SDRAM DIMM info and added website address info
	pg 12	Added 'max' to number of SDRAM loads per clock output Updated wording in the notes section of the 'Clock Net Wiring for CK0' for clarification
	pg 13	Removed CKE1 from register pins (as well as note 2 in the table which referenced these pins) for Raw Card D
	pg 15	Removed the incorrect reference to an 8Mx8 SDRAM on this pin assignment
	pg 16	Added x8 pinout for 256Mbit planar
	pg 19	Remove reference to IBIS section for VOH and VOL
	pg 20	Updated tRP and tRCD to 20.0ns to be PC100 backwards compatible
	pg 20&21	Added 100MHz to the SDRAM operating frequency for the PC133 SDRAMs in the header column
	pg 22	Added Raw Card E to DIMM Register Use table Clarified that any register type (ALVC or AVC or equivalent) can be used on any of the DIMM configurations in the DIMM Register Use table Added T_A to critical register specifications Updated register clock input capacitance Removed early potential register source list Added information on register sourcing
	pg 23	Added DIMM PLL Use Table which includes a note describing R/C 'AA' Clarified PLL skew Added typical PLL clock input capacitance specification Removed early potential PLL source list Added information on PLL sourcing
	pg 24	Added R/C E to Reference Designs Table, as well as a note describing its purpose Removed CKE1 capability from R/C D in Input Loading Matrix Added R/C E to Input Loading Matrix
	pg 25	Added R/C AA and E (in development) for Gerber releases Updated specification revision which is applicable to the reference designs Added release of R/C D
	pg 27	Added R/C E to Component Placement Label
	pg 30	Added R/C D to list of reference designs represented in the net structures document, and added reference to future additionof R/C E
	pgs 30-43	Added Raw Card D net structure info
	pg 35&36	Removed total net length from net structure length table to avoid confusion
	pp 44	Updated 4mil stackup example to result in better centered board impedance around the specifed impedance

Revision Log (Part 4 of 4)

Revision Info	Page of Revision	Description of Change
	pg 45	Updated Post Register TImings to reflect accurate numbers for skew and other timing factors, and added a table to explain the contributions to t_{Skew}
	pg 46&47	Updated text which describes the use of the SPD data (removed direct reference to Intel SPDs) Updated Bytes 18,23,24,27,& 29 to be consistent with the finalized SPD data
	pg 48	Added Raw Card Versions AA and E to the label list
	pg 50	Updated description of clock reference board to indicate that boards are now readily available
	pg 51	Updated explanation of clock tuning methodology and incorporated the use of the clock reference board into the explanation of this tuning process.