
PHK04P02T

FEATURES

- Very low threshold voltage
- Fast switching
- Logic level compatible
- Surface mount package

SYMBOL



QUICK REFERENCE DATA

$$V_{DS} = -16 \text{ V}$$
 $I_{D} = -4.66 \text{ A}$
 $R_{DS(ON)} \le 0.15 \Omega \text{ (V}_{GS} = -2.5 \text{ V)}$
 $V_{GS(TO)} \ge 0.4 \text{ V}$

GENERAL DESCRIPTION


P-channel, enhancement mode, logic level, field-effect power transistor. This device has low threshold voltage and extremely fast switching making it ideal for battery powered applications and high speed digital interfacing.

The PHK04P02T is supplied in the SOT96-1 (SO8) surface mounting package.

PINNING

PIN	DESCRIPTION	
1,2,3	source	
4	gate	
5,6,7,8	drain	

SOT96-1



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	-16	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	-16	V
V _{GS}	Gate-source voltage		-	± 8	V
I _D	Drain current (DC)	$T_{sp} = 25 ^{\circ}C$	-	-4.66	Α
	, ,	$T_{sp} = 25 ^{\circ}\text{C}$ $T_{sp} = 100 ^{\circ}\text{C}$	-	-1.87	Α
I _{DM}	Drain current (pulse peak value)	$T_{sp}^{r} = 25 ^{\circ}C$	-	-26.4	Α
P _{tot}	Total power dissipation	T _{sp} = 25 °C T _{sp} = 25 °C	-	5.0	W
		$T_{sp}^{r} = 100 ^{\circ}C$	-	2.0	W
T_{stg},T_{j}	Storage & operating temperature	ор	- 55	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
R _{th j-sp}	Thermal resistance junction to solder point	mounted on metal clad substrate.	25	ı	K/W

Philips Semiconductors Product specification

P-channel enhancement mode MOS transistor

PHK04P02T

ELECTRICAL CHARACTERISTICS

T_i= 25°C unless otherwise specified


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_{D} = -10 \mu\text{A}$	-16	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = -1 \text{ mA}$	-0.4	-0.6	-	V
		$T_{i} = 150^{\circ}C$	-0.1	-	-	V
R _{DS(ON)}	Drain-source on-state	$V_{GS} = -4.5 \text{ V}; I_D = -1 \text{ A}$	-	80	120	mΩ
	resistance	$V_{GS} = -2.5 \text{ V}; I_D = -1 \text{ A}$	-	117	150	mΩ
		$V_{GS} = -1.8 \text{ V}; I_D = -0.5 \text{ A}$	-	140	180	mΩ
	<u> </u>	$V_{GS} = -2.5 \text{ V}; I_D = -1 \text{ A}; T_j = 150 ^{\circ}\text{C}$		175	230	mΩ
9 _{fs}	Forward transconductance	$V_{DS} = -12.8 \text{ V}; I_{D} = -1 \text{ A}$	1.5	4.5	-	S
GSS	Gate source leakage current	$V_{GS} = \pm 8 \text{ V}; V_{DS} = 0 \text{ V}$	-	±10	±100	nA
I _{DSS}	Zero gate voltage drain	$V_{DS} = -12.8 \text{ V}; V_{GS} = 0 \text{ V};$	-	-50	-100	nA
	current	T _j = 150°C	-	-13	-100	μΑ
$Q_{g(tot)}$	Total gate charge	$I_D = -1 \text{ A}; V_{DD} = -10 \text{ V}; V_{GS} = -4.5 \text{ V}$	-	7.2	-	nC
Q _{gs}	Gate-source charge		-	1.7	-	nC
Q_{gd}	Gate-drain (Miller) charge		-	1.83	-	nC
t _{d on}	Turn-on delay time	$V_{DD} = -10 \text{ V}; I_D = -1 \text{ A};$	-	2	-	ns
t _r	Turn-on rise time	$V_{GS} = -8 \text{ V}; R_{G} = 6 \Omega$	-	4.5	-	ns
t _{d off}	Turn-off delay time	Resistive load	-	45	-	ns
t _f	Turn-off fall time		-	20		ns
C _{iss}	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = -12.8 \text{ V}; f = 1 \text{ MHz}$	-	528	-	pF
Coss	Output capacitance		-	200	-	pF
Crss	Feedback capacitance		-	57	-	pF


REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS


 $T_j = 25^{\circ}C$ unless otherwise specified


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current	$T_{sp} = 25 ^{\circ}\text{C}, t \le 5 \text{s}$	-	-	-4.66	Α
$I_{DRM} \ V_{SD}$	Pulsed reverse drain current Diode forward voltage	$I_{F} = -0.62 \text{ A}; V_{GS} = 0 \text{ V}$		- -0.62	-26 -1.3	A V
t _{rr} Q _{rr}	Reverse recovery time Reverse recovery charge	$I_F = -0.5 \text{ A}; -dI_F/dt = 100 \text{ A/}\mu\text{s};$ $V_{GS} = 0 \text{ V}; V_R = -12.8 \text{ V}$	-	75 69	-	ns nC

PHK04P02T













 $ID\% = 100 \cdot I_D/I_{D25 \text{ °C}} = f(T_a)$; conditions: $V_{GS} \le -10 \text{ V}$








PHK04P02T

















PHK04P02T





PHK04P02T

MECHANICAL DATA



Notes

- 1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- 2. Refer to Integrated Circuit Packages, Data Handbook IC26.
- 3. Epoxy meets UL94 V0 at 1/8".

Philips Semiconductors Product specification

P-channel enhancement mode MOS transistor

PHK04P02T

DEFINITIONS

DATA SHEET STATUS				
DATA SHEET STATUS ¹	PRODUCT STATUS ²	DEFINITIONS		
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice		
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product		
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A		

Limiting values

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

© Philips Electronics N.V. 2002

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

¹ Please consult the most recently issued datasheet before initiating or completing a design.

² The product status of the device(s) described in this datasheet may have changed since this datasheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.