

Product Features:

- PI74FCT841/843/845/2841T is pin compatible with bipolar FAST™ Series at a higher speed and lower power consumption
- 25Ω series resistor on all outputs (FCT2XXX only)
- TTL input and output levels
- Low ground bounce outputs
- Extremely low static power
- Hysteresis on all inputs
- Industrial operating temperature range: -40°C to +85°C
- Packages available:
 - 24-pin 300 mil wide plastic DIP (P)
 - 24-pin 150 mil wide plastic QSOP (Q)
 - 24-pin 150 mil wide plastic TQSOP (R)
 - 24-pin 300 mil wide plastic SOIC (S)


Product Description:

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades. All PI74FCT2XXX devices have a built-in 25-ohm series resistor on all outputs to reduce noise because of reflections, thus eliminating the need for an external terminating resistor.


The PI74FCT841T/843T/845T and P174FCT2841T series are buffered interface latches. These transparent latches designed with 3-state outputs and are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. When Latch Enable (LE) is HIGH, the flip-flops appear transparent to the data. The data that meets the set-up time when LE is LOW is latched. When \overline{OE} is HIGH, the bus output is in the high impedance state.

The PI74FCT841/2841T is a 10-bit latch, the PI74FCT843T is a 9-bit latch, and the PI74FCT845T is an 8-bit latch.


PI74FCT841/843/845/2842T Logic Block Diagram




PI74FCT841/2841T 10-Bit Latch Product Configuration



PI74FCT843T 9-Bit Latch Product Configuration



PI74FCT845T 8-Bit Latch Product Configuration



Product Pin Description

Pin Name	Description
YN	3-State Latch Outputs
DN	Latch Data Inputs
LE	Latch Enable Input
OE	Output Enable Control
CLR	Clear Latch
PRE	Preset Latch High, Preset Overrides CLR
GND	Ground
Vcc	Power

Truth Table⁽¹⁾

Function	Inputs					Outputs	Internal
	CLR	PRE	OE	LE	DN	YN	QN
High-Z	H	H	H	X	X	Z	X
	H	H	H	H	L	Z	L
	H	H	H	H	H	Z	H
Latched (High Z)	H	H	H	L	X	Z	NC
Transparent	H	H	L	H	L	L	L
	H	H	L	H	H	H	H
Latched	H	H	L	L	X	NC	NC
Preset	H	L	L	X	X	H	H
Clear	L	H	L	X	X	L	L
Preset	L	L	L	X	X	H	H
Latched (High Z)	L	H	H	L	X	Z	L
Latched (High Z)	H	L	H	L	X	Z	H

1. H = High Voltage Level
L = Low Voltage Level
X = Don't Care
NC = No Change
Z = High Impedance

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 5.0V ± 5%)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
VOH	Output HIGH Voltage	VCC = Min., VIN = VIH or Vil	IOH = -15.0 mA	2.4	3.0		V
VOL	Output LOW Current	VCC = Min., VIN = VIH or Vil	IOL = 48 mA		0.3	0.50	V
VOL	Output LOW Current	VCC = Min., VIN = VIH or Vil	IOL = 12 mA (25Ω Series)		0.3	0.50	V
VIH	Input HIGH Voltage	Guaranteed Logic HIGH Level			2.0		V
Vil	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
IIH	Input HIGH Current	VCC = Max.	VIN = VCC			1	µA
IIL	Input LOW Current	VCC = Max.	VIN = GND			-1	µA
IOZH	High Impedance	VCC = MAX.	VOUT = 2.7V			1	µA
IOZL	Output Current		VOUT = 0.5V			-1	µA
VIK	Clamp Diode Voltage	VCC = Min., IIN = -18 mA			-0.7	-1.2	V
IOFF	Power Down Disable	VCC = GND, VOUT = 4.5V			—	—	100 µA
Ios	Short Circuit Current	VCC = Max. ⁽³⁾ , VOUT = GND			-60	-120	mA
VH	Input Hysteresis					200	mV

Capacitance (TA=25°C, f=1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
CIN	Input Capacitance	VIN=0V	6	10	pF
COUT	Output Capacitance	VOUT=0V	8	12	pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
Icc	Quiescent Power Supply Current	Vcc = Max.	VIN = GND or Vcc		0.1	500	µA
ΔIcc	Supply Current per Input @ TTL HIGH	Vcc = Max.	VIN = 3.4V ⁽³⁾		0.5	2.0	mA
ICCD	Supply Current per Input per MHz ⁽⁴⁾	VCC = Max., Outputs Open OE = GND; LE = Vcc One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND		0.15	0.25	mA/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	VCC = Max., Outputs Open fcp = 10 MHz 50% Duty Cycle OE = GND; LE = Vcc fi = 5 MHz One Bit Toggling	VIN = VCC VIN = GND		1.5	3.5 ⁽⁵⁾	mA
		VIN = 3.4V VIN = GND			1.8	4.5 ⁽⁵⁾	
		VCC = Max., Outputs Open fcp = 10 MHz 50% Duty Cycle OE = GND; LE = Vcc Eight Bits Toggling fi = 2.5 MHz 50% Duty Cycle	VIN = VCC VIN = GND		3.0	6.0 ⁽⁵⁾	
		VIN = 3.4V VIN = GND			5.0	14.0 ⁽⁵⁾	

Notes:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. $I_c = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_c = I_{QUIESCENT} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_i N_t)$$

I_{QUIESCENT} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (VIN = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_t = Number of Inputs at f_i

All currents are in millamps and all frequencies are in megahertz.

PI74FCT841/2841T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	841AT/2841AT		841BT/2841BT		841CT/2841CT		Unit	
			Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay Dn to Yn (LE = HIGH)	CL = 50 pF RL = 500Ω	1.5	9.0	1.5	6.5	1.5	5.5	ns	
		CL = 300 pF ⁽³⁾ RL = 500Ω	1.5	8.0	1.5	13.0	1.5	13.0	ns	
tsU	Setup Time Data to LE	CL = 50 pF RL = 500Ω	2.5	—	2.5	—	2.5	—	ns	
tH	Hold Time Data to LE		2.5	—	2.5	—	2.5	—	ns	
tPLH tPHL	Propagation Delay LE to Yn	CL = 50 pF RL = 500Ω	1.5	12.0	1.5	8.0	1.5	6.4	ns	
		CL = 300 pF ⁽³⁾ RL = 500Ω	—	16.0	—	15.5	—	15.0	ns	
tw	LE Pulse Width ⁽³⁾ (HIGH)	CL = 50 pF RL = 500Ω	4.0	—	4.0	—	4.0	—	ns	
tpZH tpZL	Output Enable Time OE to Yn	CL = 50 pF RL = 500Ω	1.5	10.0	1.5	8.0	1.5	6.5	ns	
		CL = 300 pF ⁽³⁾ RL = 500Ω	1.5	23.0	1.5	14.0	1.5	12.0	ns	
tpHZ tplz	Output Disable Time ⁽³⁾ OE to Yn	CL = 50 pF RL = 500Ω	1.5	7.0	1.5	6.0	1.5	5.7	ns	
		CL = 5 pF ⁽³⁾ RL = 500Ω	1.5	8.0	1.5	7.0	1.5	6.0	ns	

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.

PI74FCT843T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	843AT		843BT		843CT		Unit	
			Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay D _N to Y _N (LE = HIGH)	CL = 50 pF RL = 500Ω	1.5	9.0	1.5	6.5	1.5	5.5	ns	
		CL = 300 pF ⁽³⁾ RL = 500Ω	1.5	8.0	1.5	13.0	1.5	13.0	ns	
tsU	Setup Time Data to LE	CL = 50 pF RL = 500Ω	2.5	—	2.5	—	2.5	—	ns	
t _H	Hold Time Data to LE		2.5	—	2.5	—	2.5	—	ns	
tPLH tPHL	Propagation Delay LE to Y _N	CL = 50 pF RL = 500Ω	1.5	12.0	1.5	8.0	1.5	6.4	ns	
		CL = 300 pF ⁽³⁾ RL = 500Ω	1.5	16.0	1.5	15.5	1.5	15.0	ns	
tPLH	Propagation Delay PRĒ to Y _N	CL = 50 pF RL = 500Ω	1.5	11.0	1.5	8.0	1.5	7.0	ns	
tREM	Recovery Time PRĒ to Y _N		1.5	11.0	1.5	10.0	1.5	9.0	ns	
tPLH	Propagation Delay CLR to Y _N		1.5	11.0	1.5	10.0	1.5	9.0	ns	
tREM	Recovery Time ⁽³⁾ CLR to Y _N		1.5	13.0	1.5	10.0	1.5	9.0	ns	
tw	LE Pulse Width ⁽³⁾ (HIGH)		4.0	—	4.0	—	4.0	—	ns	
tw	PRĒ Pulse Width ⁽³⁾ (LOW)		5.0	—	4.0	—	4.0	—	ns	
tw	CLR Pulse Width ⁽³⁾ (LOW)		4.0	—	4.0	—	4.0	—	ns	
tpZH tpZL	Output Enable Time OE to Y _N	CL = 50 pF RL = 500Ω	1.5	10.0	1.5	8.0	1.5	6.5	ns	
		CL = 300 pF ⁽³⁾ RL = 500Ω	1.5	23.0	1.5	14.0	1.5	12.0	ns	
tpHZ tpLZ	Output Disable Time ⁽³⁾ OE to Y _N	CL = 50 pF RL = 500Ω	1.5	7.0	1.5	6.5	1.5	5.7	ns	
		CL = 5 pF ⁽³⁾ RL = 500Ω	1.5	8.0	1.5	7.0	1.5	6.0	ns	

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.

PI74FCT845T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	845AT		845BT		845CT		Unit	
			Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay D _N to Y _N (LE = HIGH)	CL = 50 pF RL = 500Ω	1.5	9.0	1.5	6.5	1.5	5.5	ns	
		CL = 300 pF ⁽³⁾ RL = 500Ω	1.5	8.0	1.5	13.0	1.5	13.0	ns	
tsU	Setup Time Data to LE	CL = 50 pF RL = 500Ω	2.5	—	2.5	—	2.5	—	ns	
t _H	Hold Time Data to LE		2.5	—	2.5	—	2.5	—	ns	
tPLH tPHL	Propagation Delay LE to Y _N	CL = 50 pF RL = 500Ω	1.5	12.0	1.5	8.0	1.5	6.4	ns	
		CL = 300 pF ⁽³⁾ RL = 500Ω	1.5	16.0	1.5	15.5	1.5	15.0	ns	
tPLH	Propagation Delay PRĒ to Y _N	CL = 50 pF RL = 500Ω	1.5	11.0	1.5	8.0	1.5	7.0	ns	
tREM	Recovery Time ⁽³⁾ PRĒ to Y _N		1.5	11.0	1.5	10.0	1.5	9.0	ns	
tPLH	Propagation Delay CLR to Y _N		1.5	11.0	1.5	10.0	1.5	9.0	ns	
tREM	Recovery Time ⁽³⁾ CLR to Y _N		1.5	13.0	1.5	10.0	1.5	9.0	ns	
tw	LE Pulse Width ⁽³⁾ (HIGH)		4.0	—	4.0	—	4.0	—	ns	
tw	PRĒ Pulse Width ⁽³⁾ (LOW)		5.0	—	4.0	—	4.0	—	ns	
tw	CLR Pulse Width ⁽³⁾ (LOW)		4.0	—	4.0	—	4.0	—	ns	
tpZH tpZL	Output Enable Time OE to Y _N	CL = 50 pF RL = 500Ω	1.5	10.0	1.5	8.0	1.5	6.5	ns	
		CL = 300 pF ⁽³⁾ RL = 500Ω	1.5	23.0	1.5	14.0	1.5	12.0	ns	
tpHZ tpLZ	Output Disable Time ⁽³⁾ OE to Y _N	CL = 50 pF RL = 500Ω	1.5	7.0	1.5	6.5	1.5	5.7	ns	
		CL = 5 pF ⁽³⁾ RL = 500Ω	1.5	8.0	1.5	7.0	1.5	6.0	ns	

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.