

### OV7430 B&W CMOS Analog CAMERACHIP<sup>TM</sup> OV7431 B&W CMOS Analog CAMERACHIP<sup>TM</sup>

### **General Description**

The OV7430/OV7431 (black and white) are high performance quarter-inch CMOS CAMERACHIPS<sup>TM</sup> for all applications requiring a small footprint, low voltage, low power consumption and low cost B&W video camera. The only difference between these two devices is that the sensitivity of OV7431 is 2x better than OV7430.

The devices support EIA video output and can directly interface with a VCR TV monitor or other 750hm terminated input with 2x standard TV signal range. The OV7430/OV7431 CAMERACHIPS require only a single 5-volt DC supply and have been designed for very low power operation.

### **Features**

- Single chip 1/4" format video camera
- · EIA video format
- Sensitivity boost (+27 dB) /AGC ON/OFF
- · Automatic exposure/gain
- External frame sync capability
- · Aperture correction
- SCCB programmable controls
  - Brightness
  - Exposure
  - Gain
  - Gamma curve
  - Aperture correction
- Gamma correction (0.45) ON/OFF
- Low power consumption
- +5 volt only power supply
- Wide dynamic range, anti-blooming, zero smearing

### **Ordering Information**

Product	Package
OV7430 (B&W, VGA, EIA, CVO)	CLCC-28, PLCC-28
OV7431 (B&W with Microlens, VGA, EIA, CVO)	CLCC-28, PLCC-28


#### **Applications**

- · Video Conferencing
- Video Phones
- Video E-mail
- PC Multimedia
- Toys
- Security
- Surveillance
- Finger Printing
- Medical and Dental Equipment

#### **Key Specifications**

Array Size	510 x 492
Power Supply	5 VDC <u>+</u> 5%
Without Loading	20 mA
With 75 ohm Loading	< 35 mA
Image Area	4.00 mm x 3.08 mm
nic Exposure Time	1/30s - 6.3µs
OV7430	< 0.1 Lux
OV7431	< 0.05 Lux
S/N Ratio	> 46 dB
Dynamic Range	> 70 dB
Pixel Size	7.86 µm x 6.25 µm
Dark Current	< 100 mV/s
ixed Pattern Noise	< 0.03% V <sub>PEAK-TO-PEAK</sub>
ckage Dimensions	0.45 in. x 0.45 in.
	Power Supply Without Loading With 75 ohm Loading Image Area nic Exposure Time OV7430 OV7431 S/N Ratio Dynamic Range Pixel Size Dark Current ixed Pattern Noise

Figure 1 OV7430/OV7431 Pin Diagram






### **Functional Description**

This section describes the various functions of the OV7430/OV7431. Refer to Figure 2 for the functional block diagram of the OV7430/OV7431.

Figure 2 Functional Block Diagram





#### **Video Standards**

EIA TV standards are implemented and available as output in the OV7430/OV7431 CAMERACHIPS. Note that the accuracy and stability of the crystal clock frequency is important to avoid unwanted signal shift in the TV video system. A 14.31818 MHz crystal is recommended when using the OV7430/OV7431 CAMERACHIP.

#### **Image Sensor Functions**

#### Mirror and Vertical Flip

The OV7430/OV7431 has pin control functions:

- Mirror (pin22 see "VHS/MIR" on page 4)
- VFLIP (pin 15 input see "VPXO/VFLP" on page 4)

These two functions can be controlled separately using SCCB register bit COME[6] (see "COME" on page 12) for the mirror function and register bit COMJ[0] (see "COMJ" on page 13) for the vertical flip function.

#### **Multi-Chip Synchronize**

The OV7430/OV7431 CAMERACHIP provides the multi-chip Synchronize function where one chip works as the master and all others as slave devices. The master chip provides the frame synchronize signal through the FODD pin (pin 23 - see "FODD/HGAIN" on page 5). All slave devices accept the frame synchronize signal through the FSI pin (pin 20 - see "FSI" on page 4). This mode allows all devices to synchronize together.

In this mode, the clock for all devices should be the same. Otherwise, the devices will suffer from flickering at line frequency.

#### **Chip Configuration**

The OV7430/OV7431 CAMERACHIP has been designed for ease-of-use in many stand-alone applications. Most of the on-chip functions are configurable by connecting the appropriate pins high (logic "1") or low (logic "0") through a 10 K $\Omega$  resistor. The CAMERACHIP reads the input pins at power up which enable user-defined default configurations.

The OV7430/OV7431 CAMERACHIP also has a SCCB slave interface for programmable access to all registers functions. Refer to *OmniVision Technologies Serial Camera Control Bus (SCCB) Specification* for detailed usage of the serial control port.

#### NOTE

Once the SCCB interface is enabled (pin 14 - see "SCCB\_E" on page 4), the following pin assignment functions will be ignored and functions will be defined by the related SCCB register. These pins are:

- ABRT (pin 3)
- BKLT (pin 4)
- VFLIP (pin 15)
- GAMMA (pin 21)
- MIR (pin 22)
- HGAIN (pin 23)
- FASTB (pin 25)

#### **Additional Picture Controls**

The OV7430/OV7431 CAMERACHIP provides additional picture control functions to enhance image quality and chip performance.

#### **Automatic Gain Control (AGC)**

The default gain range is 1x - 8x while the user can set the gain range up to 4x or 16x. Refer to the description of the HGAIN pin (pin 23 - see "FODD/HGAIN" on page 5) and the SCCB registers COME[2] (see "COME" on page 12) and COMJ[3] (see "COMJ" on page 13). There are other gain boost controllers described in COMC[7] (see "COMC" on page 11) and COMF[3] (see "COMF" on page 12), each will boost gain by 1.25x.

#### **Brightness Control**

Brightness can be controlled either by internal automatic algorithms or by the user through the following registers:

BRT[7:0] (see "BRT" on page 11)

#### **Gamma Correction**

The OV7430/OV7431 has luminance and chrominance Gamma correction through the GAMMA pin (pin 21 - see "GAMMA" on page 4).

#### **Backlight Control**

The OV7430/OV7431 manages backlight conditions through register COME[4] (see "COME" on page 12).



# **Pin Description**

Table 1 Pin Description

Pin Number	Name	Pin Type	Default (V)	Function/Description	
01	AGND	Power	0	Analog ground	
02	AVDD	Power	5	Analog Power (+5 VDC)	
03	ABRT	Input	0	Auto brightness control ON/OFF	
04	BKLT	Input	0	Backlight selection 0: OFF 1: ON	
05	NC	_	_	No connection	
06	VREQ	Analog	2.5	Internal reference	
07	VcCHG	Analog	3.6	Internal reference	
08	NC	_	_	No connection	
09	NC	_	_	No connection	
10	CVO	Output		Composite video output, 2x standard EIA TV signal	
11	OVDD	Power	5	Analog power for video output (+5 VDC)	
12	NC	_		No connection	
13	NC	_		No connection	
14	SCCB_E	Input	5	SCCB interface enable signal, active low	
15	VPXO/VFLP	I/O	0	Valid pixels detect output. CLK is asserted on this pin during the active image period. Power up initial pin value will be latched as vertical flip ON/OFF control.  0: OFF  1: ON	
16	XCLK1	Input	_	Crystal clock input. 14.31818 MHz for EIA	
17	XCLK2	Output	_	Crystal clock output	
18	DVDD	Power	5	Digital power (+5 VDC)	
19	DGND	Power	0	Digital ground	
20	FSI	Input	0	Frame synchronizing signal input	
21	GAMMA	Input	5	Gamma function ON/OFF  0: OFF  1: ON	
22	VHS/MIR	I/O	0	Vertical/Horizontal SYNC output. Power up initial pin value will be latched as mirror function ON/OFF control.  0: OFF  1: ON	



Table 1 Pin Description (Continued)

Pin Number	Name	Pin Type	Default (V)	Function/Description
23	FODD/HGAIN	I/O	0	Even/odd field flag and frame synchronize signal output.  Power up initial pin value will be latched as AGC gain range control.  0: AGC gain 1x - 8x  1: AGC gain 1x - 16x
24	PWDN	Input	0	Power down mode selection  0: OFF  1: ON
25	FASTB	Input	0	AEC/AGC mode selection  0: Fast mode  1: Normal mode
26	SIO_C	Input	_	SCCB serial interface clock input
27	SIO_D	I/O	_	SCCB serial interface data I/O
28	NC	_	_	No connection



# **Electrical Characteristics**

Table 2 Operating Conditions

Parameter	Min	Max	Unit
Operating temperature	0	40	°C
Storage temperature	-40	125	°C
Operating humidity	TBD	TBD	
Storage humidity	TBD	TBD	

Table 3 DC Electrical Characteristics (0°C  $\leq$  T<sub>A</sub>  $\leq$  85°C)

Symbol	Parameter	Min	Тур	Max	Unit					
Supply	Supply									
V <sub>DD</sub>	Supply voltage (AVDD, DVDD, OVDD, EVDD)	4.75	5	5.25	V					
I <sub>DD</sub>	Supply current in VDDs (without loading)		20	_	mA					
Digital Inpu	ts									
V <sub>IL</sub>	Input voltage LOW			1.0	V					
V <sub>IH</sub>	Input voltage HIGH	3.5			V					
C <sub>IN</sub>	Input capacitor			10	pF					
Digital Outp	outs									
V <sub>OH</sub>	Output voltage HIGH	4			V					
V <sub>OL</sub>	Output voltage LOW			0.6	V					
SCCB (SIO_	SCCB (SIO_C and SIO_D)									
V <sub>IL</sub>	SIO_C and SIO_D	-0.5	0	1	V					
V <sub>IH</sub>	SIO_C and SIO_D	3.5	5	V <sub>DD</sub> <u>+</u> 0.5	V					



Table 4 AC Characteristics ( $T_A = 25$ °C,  $V_{DD} = 5V$ )


Symbol	Parameter	Min	Тур	Max	Unit					
Clock Input	Clock Input/Crystal Oscillator									
f <sub>OSC</sub>	Resonator frequency	_	14.31818	_	MHz					
	Load capacitor		33		pF					
	Parallel resistance		1		MΩ					
	Rise/fall time for external clock input	_	5	_	ns					
	Duty cycle for external clock input	40	50	60	%					
CVO Analo	g Video Output Parameters									
V <sub>TO_P</sub>	Video peak signal level	_ ^	2.0	_	V					
V <sub>TO_B</sub>	Video black signal level	-	0.58	_	V					
V <sub>SYNC</sub>	Video sync pulse amplitude		0.58	_	V					
Ro	Video output load		75	_	Ω					
I/O Pin										
I <sub>source</sub>	Output pin source current (Output = 1.5v)	8	10	12	mA					
I <sub>sink</sub>	Output pin sink current (Output = 3v)	8	10	12	mA					
Miscellane	ous Timing									
t <sub>SYNC</sub>	External FSI cycle time	_	2	_	field					
t <sub>PU</sub>	Chip power up time	_	_	100	μs					
t <sub>PD</sub>	Power up delay time	_	10	_	μs					
t <sub>PZ</sub>	Power up low-z delay	_	1000	_	μs					




### **Timing Specifications**

The OV7430/OV7431 timing is standard EIA TV timing. Figure 3 shows the EIA timing and signal range. The OV7430/OV7431 outputs 2X standard TV signals.

Figure 3 EIA Timing and Signal Range



### (A) HORIZONTAL TIMING FOR EIA



(B) VERTICAL TIMING FOR EIA



Figure 4 SCCB Timing Diagram





Table 5 SCCB Timing Specifications

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>SIO_C</sub>	Clock Frequency			400	KHz
t <sub>LOW</sub>	Clock Low Period	1.3			μS
t <sub>HIGH</sub>	Clock High Period	600			ns
t <sub>AA</sub>	SIO_C low to Data Out valid	100		900	ns
t <sub>BUF</sub>	Bus free time before new START	1.3			μS
t <sub>HD:STA</sub>	START condition Hold time	600			ns
t <sub>SU:STA</sub>	START condition Setup time	600			ns
t <sub>HD:DAT</sub>	Data-in Hold time	0			μS
t <sub>SU:DAT</sub>	Data-in Setup time	100			ns
t <sub>SU:STO</sub>	STOP condition Setup time	600			ns
t <sub>R,</sub> t <sub>F</sub>	SCCB Rise/Fall times			300	ns
t <sub>DH</sub>	Data-out Hold time	50			ns



# OV7430/OV7431 Light Response

Figure 5 OV7430/OV7431 Light Response





### **Register Set**

Table 6 provides a list and description of the Device Control registers contained in the OV7430/OV7431. The device slave addresses are 80 for write and 81 for read.

Table 6 Device Control Register List

Address (Hex)	Register Name	Default (Hex)	R/W	Description	
00	GAIN	00	RW	GC – Gain Control setting  Bit[7]: Reserved  Bit[6:0]: Gain setting.  • Range: 1x to 16x  Gain equation: Gain = (bit[6]+1) x (bit[5]+1) x (bit[4]+1) x (1+bit[3:0]/16)  Note: If AGC is enabled, this register will be automatically updated by internal control. If AGC is disabled, the user can update brightness value through the SCCB.	
01-05	RSVD	XX	_	Reserved	
06	BRT	80	RW	Brightness Adjustment Control • Range: [00] to [FF]  Note: If auto brightness is enabled, this register will be automatically updated by internal control. If auto brightness is disabled, the user can update brightness value.	
07	SHP	D4	RW	Sharpness Adjustment Bit[7:4]: Sharpness ON/OFF threshold Bit[3:0]: Sharpness adjustment	
08-0D	RSVD	XX		Reserved	
0E	СОМВ	96	RW	Common Control B  Bit[7]: Edge enhancement ON/OFF  0: OFF  1: ON  Bit[6:0]: Reserved	
0F	COMC	9D	RW	Common Control C  Bit[7]: Analog 1.25x fixed gain boost ON/OFF  0: OFF  1: ON  Bit[6:0]: Reserved	
10	VER	01	R	Version number	
11	MIDH	7F	R	Manufacturer ID Byte High (Read only = 0x7F)	
12	MIDL	A2	R	Manufacturer ID Byte – Low (Read only = 0xA2)	
13	AEC	82	RW	Exposure Control Value • Range: [00] to [82] Tex = (2 x AEC[7:0] + 1) x 63.5 µs	



Table 6 Device Control Register List

Address (Hex)	Register Name	Default (Hex)	R/W	Description
14	COMD	1F	RW	Common Control D  Bit[7:6]: AEC/AGC algorithm analyze image area selection  00: Whole image  01: Lower two-thirds image  10: Lower one-half image  11: Lower one-third image  Bit[5:3]: Reserved  Bit[2]: AGC ON/OFF  0: OFF  1: ON  Bit[1]: Reserved  Bit[0]: AEC ON/OFF  0: OFF  1: ON
15	COME	04	RW	Common Control E  Bit[7]: SRST  1: Initiates soft reset. All registers are set to default values after which the chip resumes normal operation.  Bit[6]: Mirror image selection  0: Normal  1: Output mirror image  Bit[5]: Vertical sync option (see "COMG" on page 13 for details)  Bit[4]: Backlight exposure mode ON/OFF  0: OFF  1: ON  Bit[3]: Reserved  Bit[2]: AGC gain ceiling selection - combined with COMJ[3] (see "COMJ" on page 13) as follows:  COME[2] COMJ[3] Ceiling Gain  0 0 4 1 0 8 X 1 16  Bit[1:0]: Reset of cell options (for debug only)
16	COMF	44	RW	Common Control F  Bit[7:4]: Reserved  Bit[3]: 1.5x gain boost in cell ON/OFF  0: OFF  1: ON  Bit[2]: Banding filter ON/OFF  0: OFF  1: ON  Bit[1:0]: Reserved



Table 6 Device Control Register List

Address (Hex)	Register Name	Default (Hex)	R/W	Description
17	COMG	95	RW	Common Control G  Bit[7]: Fast AGC/AEC algorithm ON/OFF  0: OFF  1: ON  Bit[6:5]: Reserved  Bit[4]: FODD pin (pin 23 - see "FODD/HGAIN" on page 5) output signal selection - combined with COME[5] (see "COME" on page 12) as follows:  COMG[4] COME[5] FODD (pin 23)  0 0 VSYNC every field 0 1 VSYNC every two fields 1 X FODD (odd field flagged)  Bit[3:0]: Reserved
18-1C	RSVD	XX	-	Reserved
1D	СОМЈ	30	RW	Common Control J  Bit[7]: Pixel clock polarity selection  0: Normal  1: Revised pixel clock output  Bit[6:4]: Reserved  Bit[3]: AGC gain ceiling - combined with COME[2] (see "COME" on page 12)  COME[2] COMJ[3] Ceiling Gain  0 0 4  1 0 8  X 1 16  Bit[2]: Reserved  Bit[1]: EIA with 50 Hz light compensation. In effect only when COMD[0] = "1" (see "COMD" on page 12) and COMF[2] = "1" (see "COMF" on page 12)  Bit[0]: Vertical flip selection  0: Normal  1: Vertical flip output image
1E	RSVD	XX	_	Reserved
1F	BLM	18	RW	Anti-blooming Control  Bit[7]: B&W mode selection  0: Reserved  1: B&W mode  Note: Bit[7] MUST be set to 1 if SCCB_E pin (pin 14 - see  "SCCB_E" on page 4) is set low.  Bit[6:0]: Reserved
1			1	· · · · · · · · · · · · · · · · · · ·

# Package Specifications

The OV7430/OV7431 uses either a 28-pin ceramic package or a 28-pin plastic package. Refer to Figure 6 for ceramic package information, Figure 7 for plastic package information, and Figure 8 for the array center on the chip.

Figure 6 OV7430/OV7431 Ceramic Package Specifications




Table 7 OV7430/OV7431 Ceramic Package Dimensions

Dimensions	Millimeters (mm)	Inches (in.)
Package Size	11.43 <u>+</u> 0.20 SQ	.450 <u>+</u> .008 SQ
Package Height	2.11 <u>+</u> 0.25	.083 <u>+</u> .01
Substrate Height	0.51 <u>+</u> 0.05	.020 <u>+</u> .002
Cavity Size	7.62 <u>+</u> 0.13 SQ	.300 <u>+</u> .005 SQ
Castellation Height	1.02 <u>+</u> 0.1	.040 <u>+</u> .004
Pin #1 Pad Size	0.64 x 2.16	.025 x .085
Pad Size	0.64 x 1.27	.025 x .050
Pad Pitch	1.27 <u>+</u> 0.10	.050 <u>+</u> .004
Package Edge to First Lead Center	1.91 <u>+</u> 0.25	.075 <u>+</u> .010
End-to-End Pad Center-Center	7.62 <u>+</u> 0.13	.300 <u>+</u> .005
Glass Size	10.41 <u>+</u> 0.10 SQ	.409 <u>+</u> .004 SQ
Glass Height	0.55 <u>+</u> 0.05	.022 <u>+</u> .002



Figure 7 OV7430/OV7431 Plastic Package Specifications





Table 8 OV7430/OV7431 Plastic Package Dimensions

Dimensions	Millimeters (mm)	Inches (in.)
Package Size	11.43 <u>+</u> 0.10 SQ	.450 <u>+</u> .004 SQ
Package Height	2.35 <u>+</u> 0.1	.093 <u>+</u> .004
Substrate Height	0.70 <u>+</u> 0.05	.028 <u>+</u> .002
Cavity Size	7.00 <u>+</u> 0.10 SQ	.275 <u>+</u> .004 SQ
Castellation Height	1.07 <u>+</u> 0.05	.042 <u>+</u> .002
Pin #1 Pad Size	0.64 x 2.16	.025 x .085
Pad Size	0.64 x 1.27	.025 x .050
Pad Pitch	1.27 <u>+</u> 0.10	.050 <u>+</u> .004
Package Edge to First Lead Center	1.90 <u>+</u> 0.10	.075 <u>+</u> .004
End-to-End Pad Center-Center	7.62 <u>+</u> 0.10	.300 <u>+</u> .004
Glass Size	10.30 <u>+</u> 0.10 SQ	.406 <u>+</u> .004 SQ
Glass Height	0.55 <u>+</u> 0.05	.022 <u>+</u> .002



#### **Sensor Array Center**

Figure 8 OV7430/OV7431 Sensor Array Center



- NOTES: 1. This drawing is not to scale and is for reference only.
  - As most optical assemblies invert and mirror the image, the chip is typically mounted with pin one oriented down on the PCB.



### *Note*:

- All information shown herein is current as of the revision and publication date. Please refer to the OmniVision web site (<a href="http://www.ovt.com">http://www.ovt.com</a>) to obtain the current versions of all documentation.
- OmniVision Technologies, Inc. reserves the right to make changes to their products or to discontinue any product or service without further notice (It is advisable to obtain current product documentation prior to placing orders).
- Reproduction of information in OmniVision product documentation and specifications is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. In such cases, OmniVision is not responsible or liable for any information reproduced.
- This document is provided with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample. Furthermore, OmniVision Technologies Inc. disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this document. No license, expressed or implied, by estoppels or otherwise, to any intellectual property rights is granted herein.
- 'OmniVision', 'CameraChip' are trademarks of OmniVision Technologies, Inc. All other trade, product or service names referenced in this release may be trademarks or registered trademarks of their respective holders. Third-party brands, names, and trademarks are the property of their respective owners.

For further information, please feel free to contact OmniVision at info@ovt.com.

OmniVision Technologies, Inc. 1341 Orleans Drive Sunnyvale, CA USA (408) 542-3000



