

SBOS070A - OCTOBER 1997 - MARCH 2003

High-Voltage, High-Current OPERATIONAL AMPLIFIER

FEATURES

- WIDE SUPPLY RANGE Single Supply: +8V to +60V Dual Supply: ±4V to ±30V
- HIGH OUTPUT CURRENT: 3A Continuous5A Peak
- WIDE OUTPUT VOLTAGE SWING
- FULLY PROTECTED: Thermal Shutdown Adjustable Current Limit
- **OUTPUT DISABLE CONTROL**
- THERMAL SHUTDOWN INDICATOR
- HIGH SLEW RATE: 10V/μs
- LOW QUIESCENT CURRENT
- PACKAGES:
 7-Lead TO-220, Zip and Straight Leads
 7-Lead DDPAK Surface-Mount

APPLICATIONS

- VALVE, ACTUATOR DRIVERS
- SYNCHRO, SERVO DRIVERS
- POWER SUPPLIES
- TEST EQUIPMENT
- TRANSDUCER EXCITATION
- AUDIO AMPLIFIERS

DESCRIPTION


The OPA548 is a low-cost, high-voltage/high-current operational amplifier ideal for driving a wide variety of loads. A laser-trimmed monolithic integrated circuit provides excellent low-level signal accuracy and high output voltage and current.

The OPA548 operates from either single or dual supplies for design flexibility. In single-supply operation, the input common-mode range extends below ground.

The OPA548 is internally protected against over-temperature conditions and current overloads. In addition, the OPA548 was designed to provide an accurate, user-selected current limit. Unlike other designs which use a "power" resistor in series with the output current path, the OPA548 senses the load indirectly. This allows the current limit to be adjusted from 0A to 5A with a resistor/potentiometer or controlled digitally with a voltage-out or current-out DAC.

The Enable/Status (E/S) pin provides two functions. An input on the pin not only disables the output stage to effectively disconnect the load, but also reduces the quiescent current to conserve power. The E/S pin output can be monitored to determine if the OPA548 is in thermal shutdown.

The OPA548 is available in an industry-standard 7-lead staggered and straight lead TO-220 package, and a 7-lead DDPAK surface-mount plastic power package. The copper tab allows easy mounting to a heat sink or circuit board for excellent thermal performance. It is specified for operation over the extended industrial temperature range, –40°C to +85°C. A SPICE macromodel is available for design analysis.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ABSOLUTE MAXIMUM RATINGS(1)

Output Current	
	55°C to +125°C 150°C

NOTES: (1) Stresses above these ratings may cause permanent damage. (2) Vapor-phase or IR reflow techniques are recommended for soldering the OPA547F surface-mount package. Wave soldering is not recommended due to excessive thermal shock and "shadowing" of nearby devices.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
OPA548T	TO-220-7	KVT	-40°C to +85°C	OPA548T	OPA548T	Tubes, 49
OPA548T-1	II .	KC	"	"	OPA548T-1	Tubes, 49
OPA548F	DDPAK-7 "	KTW "	–40°C to +85°C	OPA548F OPA548F	OPA548F OPA548F/500	Tubes, 49 Tape and Reel, 500

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

PIN CONFIGURATIONS



ELECTRICAL CHARACTERISTICS

At T_{CASE} = +25°C, V_{S} = ± 30 V and E/S pin open, unless otherwise noted.

		OPA548T, F			l
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE					
Input Offset Voltage	$V_{CM} = 0, I_{O} = 0$		±2	±10	m∨
vs Temperature	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		±30		μV/°C
vs Power Supply	$V_S = \pm 4V \text{ to } \pm 30V$		30	100	μV/V
INPUT BIAS CURRENT(1)					
Input Bias Current(2)	$V_{CM} = 0V$		-100	-500	nA
vs Temperature	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		±0.5		nA/°C
Input Offset Current	$V_{CM} = 0V$		±5	±50	nA
NOISE					
Input Voltage Noise Density, f = 1kHz			90		nV/√ Hz
Current Noise Density, f = 1kHz			200		fA/√ Hz
INPUT VOLTAGE RANGE					
Common-Mode Voltage Range: Positive	Linear Operation	(V+) - 3	(V+) - 2.3		V
Negative	Linear Operation	(V-) - 0.1	(V-) - 0.2		V
Common-Mode Rejection	$V_{CM} = (V-) -0.1V$ to $(V+) -3V$	80	95		dB
INPUT IMPEDANCE			_		
Differential			10 ⁷ 6		Ω pF
Common-Mode			10 ⁹ 4		Ω pF
OPEN-LOOP GAIN		0-			
Open-Loop Voltage Gain	$V_0 = \pm 25V, R_L = 1k\Omega$	90	98		dB
	$V_O = \pm 25V, R_L = 8\Omega$		90		dB
FREQUENCY RESPONSE	5 20				
Gain-Bandwidth Product	$R_L = 8\Omega$		1		MHz
Slew Rate	$G = 1,50Vp-p, R_L = 8\Omega$	Coo	10	 ntine	V/µs
Full-Power Bandwidth Settling Time: ±0.1%	G = -10, 50V Step	See	Typical Characteri	STICS	kHz
Total Harmonic Distortion + Noise, f = 1kHz	$R_L = 8\Omega$, $G = +3$, Power = 10W		0.02 ⁽³⁾		μs %
OUTPUT	1(L = 052, O = +5, 1 0Wei = 10W		0.02		70
Voltage Output, Positive	I _O = 3A	(V+) - 4.1	(V+) - 3.7		V
Negative	$I_0 = -3A$	(V-) + 3.7	(V-) + 3.3		ľ
Positive	I _O = 0.6A	(V+) - 2.4	(V+) - 2.1		l v
Negative	$I_0 = -0.6A$	(V–) + 1.3	(V–) + 1.0		V
Maximum Continuous Current Output: dc		±3			A
ac		3			Arms
Leakage Current, Output Disabled, dc		See	Typical Characteri	stics	
Output Current Limit			0.45 15		
Current Limit Range		1 (4)	0 to ±5 5000)(4.75)/(13750	 	A A
Current Limit Equation Current Limit Tolerance ⁽¹⁾	$R_{CL} = 14.8k\Omega (I_{LIM} = \pm 2.5A),$	I _{LIM} = (1:	±100 ±100	2 + K _{CL}) ±250	mA
Odifort Elitit Foloranoc	$R_1 = 8\Omega$	100 1230		1250	""
Capacitive Load Drive		See Typical Characteristics ⁽⁴⁾			
OUTPUT ENABLE /STATUS (E/S) PIN					
Shutdown Input Mode					
V _{E/S} HIGH (output enabled)	E/S Pin Open or Forced High	(V-) + 2.4			V
V _{E/S} LOW (output disabled)	E/S Pin Forced Low			(V-) + 0.8	V
I _{E/S} HIGH (output enabled)	E/S Pin High		-65		μΑ
I _{E/S} LOW (output disabled)	E/S Pin Low		-7 0		μΑ
Output Disable Time			1		μs
Output Enable Time Thermal Shutdown Status Output			3		μs
Normal Operation	Sourcing 20μA	(V-) + 2.4	(V-) + 3.5		l v
Thermally Shutdown	Sinking 5µA, T _J > 160°C	, , . =	(V-) + 0.35	(V-) + 0.8	v
Junction Temperature, Shutdown			+160		∘c
Reset from Shutdown			+140		°C
POWER SUPPLY					
Specified Voltage			±30		V
Operating Voltage Range		±4		±30	V
Quiescent Current Quiescent Current, Shutdown Mode	I_{LIM} Connected to V-, $I_O = 0$ I_{LIM} Connected to V-, $I_O = 0$		±17 ±6	±20	mA m∆
	ILIM Connected to V-, IO = 0		±0		mA
TEMPERATURE RANGE		40		105	°c
Specified Range Operating Range		-40 -40		+85 +125	°C
Storage Range		-40 -55		+125	∘c
Thermal Resistance, θ_{IC}		55		1.120	ľ
7-Lead DDPAK, 7-Lead TO-220	f > 50Hz		2		∘c/w
7-Lead DDPAK, 7-Lead TO-220	dc		2.5		°C/W
Thermal Resistance, θ_{JA}					
7-Lead DDPAK, 7-Lead TO-220	No Heat Sink		65	I	°C/W


NOTES: (1) High-speed test at T_J = +25°C. (2) Positive conventional current flows into the input terminals. (3) See "Total Harmonic Distortion+Noise vs Frequency" in the Typical Characteristics section for additional power levels. (4) See "Small-Signal Overshoot vs Load Capacitance" in the Typical Characteristics section.


TEXAS INSTRUMENTS


www.ti.com


TYPICAL CHARACTERISTICS


At T_{CASE} = +25°C, V_{S} = $\pm 30V$ and E/S pin open, unless otherwise noted.




















TYPICAL CHARACTERISTICS (Cont.)


At T_{CASE} = +25°C, V_{S} = ±30V and E/S pin open, unless otherwise noted.






















TYPICAL CHARACTERISTICS (Cont.)


At T_{CASE} = +25°C, V_{S} = ±30V and E/S pin open, unless otherwise noted.




















TYPICAL CHARACTERISTICS (Cont.)

At T_{CASE} = +25°C, V_S = ± 30 V and E/S pin open, unless otherwise noted.









APPLICATIONS INFORMATION

Figure 1 shows the OPA548 connected as a basic noninverting amplifier. The OPA548 can be used in virtually any op amp configuration.

Power-supply terminals should be bypassed with low series impedance capacitors. The technique shown in Figure 7, using a ceramic and tantalum type in parallel is recommended. In addition, we recommend a $0.01\mu F$ capacitor between V+ and V- as close to the OPA548 as possible. Power-supply wiring should have low series impedance.




FIGURE 1. Basic Circuit Connections.

POWER SUPPLIES

The OPA548 operates from single (+8V to +60V) or dual (\pm 4V to \pm 30V) supplies with excellent performance. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the typical characteristic curves.

Some applications do not require equal positive and negative output voltage swing. Power-supply voltages do not need to be equal. The OPA548 can operate with as little as 8V between the supplies and with up to 60V between the supplies. For example, the positive supply could be set to 55V with the negative supply at -5V, or vice-versa.

ADJUSTABLE CURRENT LIMIT

The OPA548 features an accurate, user-selected current limit. Current limit is set from 0A to 5A by controlling the input to the I_{LIM} pin. Unlike other designs which use a power resistor in series with the output current path, the OPA548 senses the load indirectly. This allows the current limit to be set with a 0 μA to 330 μA control signal. In contrast, other designs require a limiting resistor to handle the full output current (5A in this case).

With the OPA548, the simplest method for adjusting the current limit uses a resistor or potentiometer connected between the I_{LIM} pin and V- according to the Equation 1:

$$R_{CL} = \frac{(15000)(4.75)}{I_{LIM}} - 13750\Omega \tag{1}$$

The low-level control signal (0 μ A to 330 μ A) also allows the current limit to be digitally controlled.

See Figure 3 for a simplified schematic of the internal circuitry used to set the current limit. Leaving the I_{LIM} pin open programs the output current to zero, while connecting I_{LIM} directly to V– programs the maximum output current limit, typically 5A.

SAFE OPERATING AREA

Stress on the output transistors is determined both by the output current and by the output voltage across the conducting output transistor, $V_S - V_O$. The power dissipated by the output transistor is equal to the product of the output current and the voltage across the conducting transistor, $V_S - V_O$. The Safe Operating Area (SOA curve, Figure 2) shows the permissible range of voltage and current.




FIGURE 2. Safe Operating Area.

The safe output current decreases as $V_S - V_O$ increases. Output short-circuits are a very demanding case for SOA. A short-circuit to ground forces the full power-supply voltage (V+ or V–) across the conducting transistor. Increasing the case temperature reduces the safe output current that can be tolerated without activating the thermal shutdown circuit of the OPA548. For further insight on SOA, consult Application Bulletin SBOA022.

AMPLIFIER MOUNTING

Figure 4 provides recommended solder footprints for both the TO-220 and DDPAK power packages. The tab of both packages is electrically connected to the negative supply, V—. It may be desirable to isolate the tab of the TO-220 package from its






FIGURE 3. Adjustable Current Limit.




FIGURE 4. TO-220 and DDPAK Solder Footprints.

mounting surface with a mica (or other film) insulator (see Figure 5). For lowest overall thermal resistance it is best to isolate the entire heat sink/OPA548 structure from the mounting surface rather than to use an insulator between the semiconductor and heat sink.

For best thermal performance, the tab of the DDPAK surface-mount version should be soldered directly to a circuit board copper area. Increasing the copper area improves

heat dissipation. See Figure 6 for typical thermal resistance from junction-to-ambient as a function of the copper area.

POWER DISSIPATION

Power dissipation depends on power supply, signal, and load conditions. For dc signals, power dissipation is equal to the product of output current times the voltage across the








FIGURE 5. TO-220 Thermal Resistance vs Aluminum Plate Area.




FIGURE 6. DDPAK Thermal Resistance vs Circuit Board Copper Area.

conducting output transistor. Power dissipation can be minimized by using the lowest possible power-supply voltage necessary to assure the required output voltage swing.

For resistive loads, the maximum power dissipation occurs at a dc output voltage of one-half the power-supply voltage. Dissipation with ac signals is lower. Application Bulletin SBOA022 explains how to calculate or measure power dissipation with unusual signals and loads.

THERMAL PROTECTION

Power dissipated in the OPA548 will cause the junction temperature to rise. The OPA548 has thermal shutdown circuitry that protects the amplifier from damage. The thermal protection circuitry disables the output when the junction temperature reaches approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on load and signal conditions, the thermal protection

circuit may cycle on and off. This limits the dissipation of the amplifier but may have an undesirable effect on the load.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 125°C, maximum. To estimate the margin of safety in a complete design (including heat sink) increase the ambient temperature until the thermal protection is triggered. Use worst-case load and signal conditions. For good reliability, thermal protection should trigger more than 35°C above the maximum expected ambient condition of your application. This produces a junction temperature of 125°C at the maximum expected ambient condition.

The internal protection circuitry of the OPA548 was designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the OPA548 into thermal shutdown will degrade reliability.



HEAT SINKING

Most applications require a heat sink to assure that the maximum operating junction temperature (125°C) is not exceeded. In addition, the junction temperature should be kept as low as possible for increased reliability. Junction temperature can be determined according to the equation:

$$T_{J} = T_{A} + P_{D}\theta_{JA} \tag{1}$$

where,
$$\theta_{JA} = \theta_{JC} + \theta_{CH} + \theta_{HA}$$
 (2)

 $T_J = Junction Temperature (°C)$

 T_A = Ambient Temperature (°C)

P_D = Power Dissipated (W)

 θ_{JC} = Junction-to-Case Thermal Resistance (°C/W)

 θ_{CH} = Case-to-Heat Sink Thermal Resistance (°C/W)

 θ_{HA} = Heat Sink-to-Ambient Thermal Resistance (°C/W)

 θ_{JA} = Junction-to-Air Thermal Resistance (°C/W)

Figure 7 shows maximum power dissipation versus ambient temperature with and without the use of a heat sink. Using a heat sink significantly increases the maximum power dissipation at a given ambient temperature as shown.

The difficulty in selecting the heat sink required lies in determining the power dissipated by the OPA548. For dc output into a purely resistive load, power dissipation is simply the load current times the voltage developed across the conducting output transistor, $P_D = I_L(V_S - V_O)$. Other loads are not as simple. Consult Application Bulletin SBOA022 for further insight on calculating power dissipation. Once power dissipation for an application is known, the proper heat sink can be selected.




FIGURE 7. Maximum Power Dissipation vs Ambient Temperature.

Heat Sink Selection Example

A TO-220 package is dissipating 5W. The maximum expected ambient temperature is 40°C. Find the proper heat sink to keep the junction temperature below 125°C (150°C minus 25°C safety margin).

Combining equations (1) and (2) gives:

$$T_{I} = T_{A} + P_{D}(\theta_{IC} + \theta_{CH} + \theta_{HA})$$
 (3)

 $T_{J},\,T_{A},\,$ and P_{D} are given. θ_{JC} is provided in the specification table, 2.5°C/W (dc). θ_{CH} can be obtained from the heat sink manufacturer. Its value depends on heat sink size, area, and material used. Semiconductor package type, mounting screw torque, insulating material used (if any), and thermal joint compound used (if any) also affect $\theta_{CH}.$ A typical θ_{CH} for a TO-220 mounted package is 1°C/W. Now we can solve for θ_{HA} :

$$\theta_{HA} = \frac{T_{J} - T_{A}}{P_{D}} - (\theta_{JC} + \theta_{CH})$$

$$\theta_{HA} = \frac{125^{\circ}C - 40^{\circ}C}{5W} - (2.5^{\circ}C/W + 1^{\circ}C/W) = 13.5^{\circ}C/W$$

To maintain junction temperature below 125°C, the heat sink selected must have a θ_{HA} less than 14°C/W. In other words, the heat sink temperature rise above ambient must be less than 67.5°C (13.5°C/W • 5W). For example, at 5W Thermalloy model number 6030B has a heat sink temperature rise of 66°C above ambient (θ_{HA} = 66°C/5W = 13.2°C/W), which is below the 67.5°C required in this example. Figure 7 shows power dissipation versus ambient temperature for a TO-220 package with a 6030B heat sink.

Another variable to consider is natural convection versus forced convection air flow. Forced-air cooling by a small fan can lower θ_{CA} (θ_{CH} + θ_{HA}) dramatically. Heat sink manufactures provide thermal data for both of these cases. For additional information on determining heat sink requirements, consult Application Bulletin SBOA021.

As mentioned earlier, once a heat sink has been selected, the complete design should be tested under worst-case load and signal conditions to ensure proper thermal protection.

ENABLE/STATUS (E/S) PIN

The Enable/Status pin provides two functions: forcing this pin LOW disables the output stage, or E/S can be monitored to determine if the OPA548 is in thermal shutdown. One or both of these functions can be utilized on the same device using single or dual supplies. For normal operation (output enabled), the E/S pin can be left open or pulled HIGH (at least 2.4V above the negative rail). A small value capacitor connected between the E/S pin and V— may be required for noisy applications.

Output Disable

A unique feature of the OPA548 is its output disable capability. This function not only conserves power during idle periods (quiescent current drops to approximately 6mA), but also allows multiplexing in low frequency (f < 20kHz), multichannel applications. Signals greater than 20kHz may cause leakage current to increase in devices that are shutdown. Figure 18 shows the two OPA548s in a switched amplifier configuration. The on/off state of the two amplifiers is controlled by the voltage on the E/S pin.



To disable the output, the E/S pin is pulled LOW, no greater than 0.8V above the negative rail. Typically the output is shutdown in 1 μ s. Figure 8 provides an example of how to implement this function using a single supply. Figure 9 gives a circuit for dual-supply applications. To return the output to an enabled state, the E/S pin should be disconnected (open) or pulled to at least (V–) + 2.4V. It should be noted that pulling the E/S pin HIGH (output enabled) does not disable internal thermal shutdown.




FIGURE 8. Output Disable with a Single Supply.




FIGURE 9. Output Disable with Dual Supplies.

Thermal Shutdown Status

Internal thermal shutdown circuitry shuts down the output when the die temperature reaches approximately 160°C, resetting when the die has cooled to 140°C. The E/S pin can be monitored to determine if shutdown has occurred. During normal operation the voltage on the E/S pin is typically 3.5V above the negative rail. Once shutdown has occurred, this voltage drops to approximately 350mV above the negative rail.

Figure 10 gives an example of monitoring shutdown in a single-supply application. Figure 11 provides a circuit for dual supplies. External logic circuitry or an LED could be used to indicate if the output has been thermally shutdown, see Figure 16.




FIGURE 10. Thermal Shutdown Status with a Single Supply.




FIGURE 11. Thermal Shutdown Status with Dual Supplies.

Output Disable and Thermal Shutdown Status

As mentioned earlier, the OPA548's output can be disabled and the disable status can be monitored simultaneously. Figures 12 and 13 provide examples interfacing to the E/S pin while using a single supply and dual supplies, respectively.

OUTPUT STAGE COMPENSATION

The complex load impedances common in power op amp applications can cause output stage instability. For normal operation output compensation circuitry is typically not required. However, if the OPA548 is intended to be driven into current limit, an R/C network may be required. See Figure 14 for an output series R/C compensation (snubber) network which generally provides excellent stability.

A snubber circuit may also enhance stability when driving large capacitive loads (> 1000pF) or inductive loads (motors, loads separated from the amplifier by long cables). Typically 3Ω to 10Ω in series with $0.01\mu F$ to $0.1\mu F$ is adequate. Some variations in circuit value may be required with certain loads.

OUTPUT PROTECTION

Reactive and EMF-generating loads can return load current to the amplifier, causing the output voltage to exceed the power-supply voltage. This damaging condition can be






FIGURE 12. Output Disable and Thermal Shutdown Status with a Single Supply.




FIGURE 14. Motor Drive Circuit.




FIGURE 13. Output Disable and Thermal Shutdown Status with Dual Supplies.

avoided with clamp diodes from the output terminal to the power supplies, as shown in Figure 14. Schottky rectifier diodes with a 5A or greater continuous rating are recommended.

VOLTAGE SOURCE APPLICATION

Figure 15 illustrates how to use the OPA548 to provide an accurate voltage source with only three external resistors. First, the current limit resistor, R_{CL} , is chosen according to the desired output current. The resulting voltage at the I_{LIM} pin is constant and stable over temperature. This voltage, V_{CL} , is connected to the noninverting input of the op amp and

used as a voltage reference, thus eliminating the need for an external reference. The feedback resistors are selected to gain V_{Cl} to the desired output voltage level.

PROGRAMMABLE POWER SUPPLY

A programmable source/sink power supply can easily be built using the OPA548. Both the output voltage and output current are user-controlled. See Figure 16 for a circuit using potentiometers to adjust the output voltage and current while Figure 17 uses DACs. An LED tied to the E/S pin through a logic gate indicates if the OPA548 is in thermal shutdown.








FIGURE 15. Voltage Source.




FIGURE 16. Resistor-Controlled Programmable Power Supply.




FIGURE 17. Digitally-Controlled Programmable Power Supply.




FIGURE 18. Switched Amplifier.




FIGURE 19. Multiple Current Limit Values.




FIGURE 20. Single Quadrant V • I Limiting.









FIGURE 21. Parallel Output for Increased Output Current.

KVT (R-PZFM-T7)

PLASTIC FLANGE MOUNT PACKAGE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.



KC (R-PSFM-T7)


PLASTIC FLANGE-MOUNT PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Lead dimensions are not controlled within this area.
- D. All lead dimensions apply before solder dip.
- E. The center lead is in electrical contact with the mounting tab.

KTW (R-PSFM-G7) PLASTIC FLANGE-MOUNT



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Lead width and height dimensions apply to the plated lead.
 - D. Leads are not allowed above the Datum B.
 - E. Stand-off height is measured from lead tip with reference to Datum B.
 - F. Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum dimension by more than 0.003".
 - G. Cross-hatch indicates exposed metal surface.
 - Falls within JEDEC MO–169 with the exception of the dimensions indicated.





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated