

NTE9672 Integrated Circuit High Threshold Logic (HTL) Quad, 2-Input NAND Gate

Description:

This NTE9672 is a Quad, 2–Input NAND gate with active output pull–up in a 14–Lead DIP style package. The active output arrangement allows the circuit to handle capacitive loads at a higher speed than is obtainable with a passive pullup configuration. Additionally, the impedance in the high state is considerably less, and consequently makes this device more immune to electrical noise. The active output configuration also allows for a more powerful arrangement to interface with discrete components.

<u>Electrical Characteristics</u>: $(T_A = +25^{\circ}C \text{ unless otherwise specified})$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Voltage	V _{OL}	$I_{OL} = 12mA$, $V_{IH} = 8.5V$, $V_{CCL} = 14V$	-	_	1.5	V
	V _{OH}	$I_{OH} = -0.03$ mA, $V_{IL} = 6.5$ V, $V_{CC} = 15$ V, $V_{CCL} = 14$ V	12.5	_	_	V
Short-Circuit Current	I _{SC}	V _{CCH} = 16V	-6.5	_	-15	mΑ
Reverse Current	I _R	V _R = 16V, V _{CCL} = 14V	_	_	2	μΑ
Output Leakage Current	I _{CEX}	V _{CEX} = 16V	_	_	100	μΑ
Forward Current	l _F	$V_F = 1.5V, V_R = 16V, V_{CCH} = 16V$	_	_	-1.2	mΑ
Power Drain Current Total Device	I _{CCL}	V _{CCH} = 16V	_	_	6	mA
	I _{CCH}		_	_	20	mΑ
Switching Times	t ₁₋₃₊	I_{OL} =12mA (Pulse In), I_{OH} = -0.03mA (Pulse Out), V_{CC} = 15V	_	_	200	ns
	t ₁₊₃₋		_	_	100	ns

