# **Small Signal MOSFET**

# Complementary 20 V, 540 mA / -430 mA, with ESD protection, SOT-563 package.

## **Features**

- Leading Trench Technology for Low RDS(on) Performance
- High Efficiency System Performance
- Low Threshold Voltage
- ESD Protected Gate
- Small Footprint 1.6 x 1.6 mm
- These are Pb–Free Devices

## **Applications**

- DC-DC Conversion Circuits
- Load/Power Switching with Level Shift
- Single or Dual Cell Li-Ion Battery Operated Systems
- High Speed Circuits
- Cell Phones, MP3s, Digital Cameras, and PDAs

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise specified)

Pa	Symbol	Value	Unit			
Drain-to-Source Volt	$V_{DSS}$	20	V			
Gate-to-Source Volta	age		$V_{GS}$	±6	V	
N-Channel Contin-	Sleady I'A = 5			540		
uous Drain Current (Note 1)	State	$T_A = 85^{\circ}C$		390		
	t ≤ 5 s	$T_A = 25^{\circ}C$		570	4	
P-Channel Contin-	Steady	$T_A = 25^{\circ}C$	ID	-430	mA	
uous Drain Current (Note 1)	State	$T_A = 85^{\circ}C$	1	-310		
	t ≤ 5 s	$T_A = 25^{\circ}C$		-455		
Power Dissipation	Steady			250	mW	
(Note 1)	State	$T_A = 25^{\circ}C$	$P_{D}$			
	t ≤ 5 s			280		
Pulsed Drain Cur-	N-Channel	t = 10 us	I <sub>DM</sub>	1500	mA	
rent	rent $P$ -Channel $t_p = 10 \mu s$					
Operating Junction as	T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C			
Source Current (Body	I <sub>S</sub>	350	mA			
Lead Temperature for from case for 10 s)	TL	260	°C			

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Surface—mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq [1 oz] including traces).




# ON Semiconductor®

## http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> Max (Note 1)
	0.4 Ω @ 4.5 V	
N-Channel 20 V	0.5 Ω @ 2.5 V	540 mA
20 1	0.7 Ω @ 1.8 V	
2	0.5 Ω @ -4.5 V	
P-Channel -20 V	0.6 Ω @ -2.5 V	–430 mA
20 0	1.0 Ω @ -1.8 V	

#### PINOUT: SOT-563



Top View

## MARKING DIAGRAM



CASE 463A



TW = Specific Device Code
D = Date Code

## ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTZD3155CT1G	SOT-563 (Pb-Free)	4000 / Tape & Reel
NTZD3155CT5G	SOT-563 (Pb-Free)	8000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **Thermal Resistance Ratings**

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 2)	$R_{ heta JA}$	500	°C/W
Junction-to-Ambient - t = 5 s (Note 2)	,	447	

<sup>2.</sup> Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).

## **ELECTRICAL CHARACTERISTICS** (T<sub>.1</sub> = 25°C unless otherwise specified)

Parameter	Symbol	N/P	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	-				•			
Drain-to-Source Breakdown	V <sub>(BR)DSS</sub>	N	$V_{GS} = 0 V$	I <sub>D</sub> = 250 μA	20			V
Voltage		Р		I <sub>D</sub> = -250 μA	-20			
Drain-to-Source Breakdown Voltage Temperature Coefficient	V(BR)DSS/TJ			•		18		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	N	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 16 V	T <sub>J</sub> = 25°C			1.0	μΑ
		Р	$V_{GS} = 0 \text{ V}, V_{DS} = -16 \text{ V}$				-1.0	
		N	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 16 V	T <sub>J</sub> = 125°C			2.0	μΑ
		Р	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = - 16V				-5.0	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	Р	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$				±2.0	μΑ
		N					±5.0	1
ON CHARACTERISTICS (Note 3)					-			
Gate Threshold Voltage	V <sub>GS(TH)</sub>	N	$V_{GS} = V_{DS}$	I <sub>D</sub> = 250 μA	0.45		1.0	V
		Р		I <sub>D</sub> = -250 μA	-0.45		-1.0	
Gate Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>					-1.9		-mV/°0
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	N	$V_{GS} = 4.5 \text{ V}, I_D = 540 \text{ mA}$ $V_{GS} = -4.5 \text{ V}, I_D = -430 \text{ mA}$ $V_{GS} = 2.5 \text{ V}, I_D = 500 \text{ mA}$ $V_{GS} = -2.5 \text{ V}, I_D = -300 \text{ mA}$ $V_{GS} = 1.8 \text{ V}, I_D = 350 \text{ mA}$			0.4	0.55	
		Р				0.5	0.9	Ω
		N				0.5	0.7	
		Р				0.6	1.2	
		N				0.7	0.9	
		Р	$V_{GS} = -1.8V$ , $I_D = -150$ mA			1.0	2.0	
Forward Transconductance	9FS	N	$V_{DS} = 10 \text{ V}, I_{D} = 30 \text{ V}$	540 mA		1.0		
		Р	$V_{DS} = -10 \text{ V}, I_{D} = -10 \text{ V}$	–430 mA		1.0		S
CHARGES, CAPACITANCES AND	GATE RESIST	ANCE						
Input Capacitance	C <sub>ISS</sub>					80	150	
Output Capacitance	C <sub>OSS</sub>	N	$f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$ $V_{DS} = 16 \text{ V}$			13	25	
Reverse Transfer Capacitance	C <sub>RSS</sub>					10	20	
Input Capacitance	C <sub>ISS</sub>		f = 1 MHz, V <sub>GS</sub> = 0 V V <sub>DS</sub> = -16 V			105	175	pF
Output Capacitance	C <sub>OSS</sub>	Р				15	30	7
Reverse Transfer Capacitance	C <sub>RSS</sub>	1				10	20	

<sup>3.</sup> Pulse Test: pulse width  $\leq\!300~\mu\text{s},$  duty cycle  $\leq\!2\%$ 

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	N/P	Test Condition	on	Min	Тур	Max	Unit
CHARGES, CAPACITANCES A	ND GATE RESIST	ANCE				-		
Total Gate Charge	Q <sub>G(TOT)</sub>		$V_{GS} = 4.5 \text{ V}, V_{DS} = -10 \text{ V}; I_D = 540 \text{ mA}$			1.5	2.5	
Threshold Gate Charge	Q <sub>G(TH)</sub>	N				0.1		
Gate-to-Source Charge	Q <sub>GS</sub>					0.2		
Gate-to-Drain Charge	$Q_{GD}$					0.35		0
Total Gate Charge	Q <sub>G(TOT)</sub>					1.7	2.5	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	P	$V_{GS} = -4.5 \text{ V}, V_{DS} = 10 \text{ V}$	′; I <sub>D</sub> = –380 mA		0.1		
Gate-to-Source Charge	Q <sub>GS</sub>	7 "				0.3		
Gate-to-Drain Charge	$Q_{GD}$					0.4		
SWITCHING CHARACTERISTI	CS (V <sub>GS</sub> = V) (Not	e 4)						
Turn-On Delay Time	t <sub>d(ON)</sub>	N	$V_{GS}$ = 4.5 V, $V_{DD}$ = -10 V, $I_{D}$ = 540 mA, $R_{G}$ = 10 $\Omega$			6.0		
Rise Time	t <sub>r</sub>					4.0		
Turn-Off Delay Time	t <sub>d(OFF)</sub>					16		
Fall Time	t <sub>f</sub>					8.0		
Turn-On Delay Time	t <sub>d(ON)</sub>	Р	$V_{GS}$ = -4.5 V, $V_{DD}$ = 10 V, $I_{D}$ = -215 mA, $R_{G}$ = 10 $\Omega$			10		ns
Rise Time	t <sub>r</sub>					12		
Turn-Off Delay Time	t <sub>d(OFF)</sub>					35		
Fall Time	t <sub>f</sub>					19		
Drain-Source Diode Characte	ristics							
Forward Diode Voltage	V <sub>SD</sub>	N	I <sub>S</sub> = 350 mA			0.7	1.2	
		Р	$V_{GS} = 0 \text{ V, } T_J = 25^{\circ}\text{C}$ $I_S = -350 \text{ mA}$	$I_{S} = -350 \text{ mA}$		-0.8	-1.2	V
Reverse Recovery Time	t <sub>RR</sub>	N	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 350 mA			6.5		
		Р	dIS/dt = 100 A/μs	$I_S = -350 \text{ mA}$		13		ns

<sup>4.</sup> Switching characteristics are independent of operating junction temperatures

# **N–CHANNEL TYPICAL PERFORMANCE CURVES** ( $T_J = 25^{\circ}C$ unless otherwise noted)




Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Gate–to–Source Voltage

Figure 4. On-Resistance versus Drain Current and Gate Voltage





Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

# N-CHANNEL TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)



SOURCE CURRENT (A) 0.4 t, TIME (ns) t<sub>d(OF)</sub> 0.3 10  $t_{d(ON)}$ 0.2 <u>ŵ</u> 0.1 0 10 100 0.2 0.3 0.5 0.6 0.7 0.8  $R_G$ , GATE RESISTANCE ( $\Omega$ ) V<sub>SD</sub>, SOURCE-TO-DRAIN VOLTAGE (V)

Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current

## P-CHANNEL TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On–Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

# P-CHANNEL TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)



DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance





Figure 10. Diode Forward Voltage vs. Current

#### PACKAGE DIMENSIONS

SOT-563, 6 LEAD CASE 463A-01 ISSUE D




## NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETERS
  3. MAXIMUM LEAD THICKNESS INCLUDES
  LEAD FINISH THICKNESS. MINIMUM LEAD
  THICKNESS IS THE MINIMUM THICKNESS
  OF BASE MATERIAL.

	MILLIN	IETERS	INC	HES
DIM	MIN MAX		MIN	MAX
Α	1.50	1.70	0.059	0.067
В	1.10	1.30	0.043	0.051
С	0.50	0.60	0.020	0.024
D	0.17	0.27	0.007	0.011
G	0.50	BSC	0.020	BSC
J	0.08	0.18	0.003	0.007
K	0.10	0.30	0.004	0.012
S	1.50	1.70	0.059	0.067

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.