

## NDS355N N-Channel Logic Level Enhancement Mode Field Effect Transistor

### General Description

These N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

### Features

- 1.6A, 30V.  $R_{DS(ON)} = 0.125\Omega$  @  $V_{GS} = 4.5V$ .
- Proprietary package design using copper lead frame for superior thermal and electrical capabilities.
- High density cell design for extremely low  $R_{DS(ON)}$ .
- Exceptional on-resistance and maximum DC current capability.
- Compact industry standard SOT-23 surface mount package.



### Absolute Maximum Ratings

$T_A = 25^\circ C$  unless otherwise noted

Symbol	Parameter	NDS355N	Units
$V_{DSS}$	Drain-Source Voltage	30	V
$V_{GSS}$	Gate-Source Voltage - Continuous	20	V
$I_D$	Drain Current - Continuous - Pulsed	$\pm 1.6$	A
		$\pm 10$	
$P_D$	Maximum Power Dissipation (Note 1a) (Note 1b)	0.5	W
		0.46	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	°C

### THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to -Case (Note 1)	75	°C/W

**Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>OFF CHARACTERISTICS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 24 \text{ V}, V_{\text{GS}} = 0 \text{ V}$ $T_J = 125^\circ\text{C}$			10	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate - Body Leakage, Forward	$V_{\text{GS}} = 12 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			100	nA
$I_{\text{GSSR}}$	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -12 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			-100	nA
<b>ON CHARACTERISTICS</b> (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$ $T_J = 125^\circ\text{C}$	1	1.6	2	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 4.5 \text{ V}, I_D = 1.6 \text{ A}$ $T_J = 125^\circ\text{C}$			0.125	$\Omega$
		$V_{\text{GS}} = 10 \text{ V}, I_D = 1.9 \text{ A}$			0.25	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 4.5 \text{ V}, V_{\text{DS}} = 5 \text{ V}$	6			A
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = 5 \text{ V}, I_D = 1.6 \text{ A}$		3.5		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 10 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$		245		pF
$C_{\text{oss}}$	Output Capacitance			130		pF
$C_{\text{rss}}$	Reverse Transfer Capacitance			20		pF
<b>SWITCHING CHARACTERISTICS</b> (Note 2)						
$t_{\text{D(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = 10 \text{ V}, I_D = 1 \text{ A}, V_{\text{GS}} = 10 \text{ V}, R_{\text{GEN}} = 6 \Omega$		15	30	ns
$t_r$	Turn - On Rise Time			14	30	ns
$t_{\text{D(off)}}$	Turn - Off Delay Time			12	25	ns
$t_f$	Turn - Off Fall Time			4	10	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = 10 \text{ V}, I_D = 1.6 \text{ A}, V_{\text{GS}} = 5 \text{ V}$		3.5	5	nC
$Q_{\text{gs}}$	Gate-Source Charge				1	nC
$Q_{\text{gd}}$	Gate-Drain Charge				2	nC

**Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
<b>DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS</b>							
$I_S$	Maximum Continuous Source Current				0.6	A	
$I_{SM}$	Maximum Pulse Source Current (Note 2)				6	A	
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 1.6 \text{ A}$			0.8	1.2	V

Notes:


1.  $R_{JCA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{JCA}$  is guaranteed by design while  $R_{SCA}$  is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{JCA}(t)} = \frac{T_J - T_A}{R_{JCA} + R_{SCA}} = I_D^2(t) \times R_{DS(ON)} @ T_J$$

Typical  $R_{JCA}$  using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:

a. 250°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2oz copper.


b. 270°C/W when mounted on a 0.001 in<sup>2</sup> pad of 2oz copper.




Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .


## Typical Electrical Characteristics




**Figure 1. On-Region Characteristics**




**Figure 2. On-Resistance Variation with Gate Voltage and Drain Current**




**Figure 3. On-Resistance Variation with Temperature**



**Figure 4. On-Resistance Variation with Drain Current and Temperature**



**Figure 5. Transfer Characteristics**



**Figure 6. Gate Threshold Variation with Temperature**

### Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics




Figure 10. Gate Charge Characteristics




Figure 11. Switching Test Circuit






Figure 12. Switching Waveforms


### Typical Electrical Characteristics (continued)



**Figure 13. Transconductance Variation with Drain Current and Temperature**



**Figure 14. Maximum Safe Operating Area**



**Figure 15. Transient Thermal Response Curve**

Note : Characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.