


FEATURES

- HIGH OUTPUT POWER: 95 W
- HIGH LINEAR GAIN: 12 dB
- HIGH DYNAMIC RANGE
- LOW INTERMODULATION DISTORTION
- INTERNALLY MATCHED FOR THE 820-960 MHz BAND (INPUT ONLY)
- PUSH-PULL STRUCTURE

DESCRIPTION

The NEM0995F01-30 is a high power enhancement mode Silicon MOSFET. Its design employs a vertical geometry for high drain to source breakdown voltage, a 1.3 μm x 28.8 mm gate, a gold metallization system, and plasma silicon nitride layer on the surface of the transistor for long life and reliable operation. The NEM0995F01-30 uses two chips in a push-pull configuration and internal input pre-matching circuitry to provide broadband impedance transformation in the 820-960 MHz band, making it ideal for Cellular Base Station Applications.

The NEM0995F01-30 transistors are manufactured to NEC's stringent quality assurance standards to ensure highest reliability and consistent superior performance.



ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$)

PART NUMBER PACKAGE OUTLINE				NEM0995F01-30 F01			TEST CONDITIONS
FUNCTIONAL CHARACTERISTICS	SYMBOLS	CHARACTERISTICS	UNITS	MIN	TYP	MAX	
Functional Characteristics	P_{OUT}	Output Power	W	80	95		960 MHz; $P_{IN} = 40\text{ dBm}$ $I_{DQ} = 200\text{ mA} \times 2$ $V_{DD} = 30\text{ V}$; $P_{IN} = 30\text{ dBm}$
	η_D	Drain Efficiency	%	35	43		
	GL	Linear Gain	dB	11	12.4		
Electrical DC Characteristics	I_{DSS}	Drain-Source Leakage Current	mA			2.0	$V_{DS} = 60\text{ V}$; $V_{GS} = 0\text{ V}$
	$V_{GS(OFF)}$	Gate to Source Cutoff Voltage	V	1		4	$V_{DS} = 5\text{ V}$; $I_{DS} = 50\text{ mA}$
	I_{GSS}	Gate-Source Leakage Current	μA			1	$V_{GS} = 7\text{ V}$; $V_{DS} = 0\text{ V}$
	R_{TH}	Thermal Resistance	$^\circ\text{C/W}$			0.6	Channel to Case

ABSOLUTE MAXIMUM RATINGS¹





(T_C = 25 °C unless otherwise noted)

SYMBOLS	PARAMETERS	UNITS	RATINGS
V _{DSS}	Drain to Source Voltage	V	60
V _{GSS}	Gate to Source Voltage	V	20
I _D	Drain Current	A	15
P _T	Total Power Dissipation	W	290
T _{CH}	Channel Temperature	°C	200
T _{STG}	Storage Temperature	°C	-65 to +150

Note:


1. Operation in excess of any one of these parameters may result in permanent damage.

TYPICAL PERFORMANCE CURVES (T_A = 25 °C)





LARGE SIGNAL IMPEDANCES (Side to Side)

f (MHz)	Z _{SOURCE} (Ω) (Gate-to-Gate)	Z _{LOAD} (Ω) (Drain-to-Drain)
820	6.52 – j5.52	2.34 – j0.91
900	8.86 – j5.49	2.78 – j3.23
960	10.36 – j4.79	2.95 – j3.37
980	12.0 – j4.0	2.4 – j4.4



Z_{SOURCE} = Impedance of the external input matching circuit as seen from gate to gate.

Z_{LOAD} = Impedance of the external output matching circuit as seen from drain to drain.

OUTLINE DIMENSIONS (Units in mm)**TEST CIRCUIT**

- Notes:
1. Circuit board: Er = 2.6, thickness = 0.8 mm (0.031").
 2. Resistances are in ohms, capacitances are in picofarads unless otherwise noted.
 3. Semi rigid coaxial cable: Er = 2.1, Zo = 250 ohms, external diameter = 2.3 mm (0.090"), total jacket length = 57 mm (2.25").

EXCLUSIVE NORTH AMERICAN AGENT FOR **NEC** RF, MICROWAVE & OPTOELECTRONIC SEMICONDUCTORS

CEL CALIFORNIA EASTERN LABORATORIES • Headquarters • 4590 Patrick Henry Drive • Santa Clara, CA 95054-1817 • (408) 988-3500 • Telex 34-6393 • FAX (408) 988-0279
24-Hour Fax-On-Demand: 800-390-3232 (U.S. and Canada only) • Internet: <http://WWW.CEL.COM>

DATA SUBJECT TO CHANGE WITHOUT NOTICE

4/97