OBJECTIVE PRODUCT SPECIFICATION CONFIDENTIAL



10-Bit 80MSPS Sampling Analog-to-Digital Converter

nAD1080

FEATURES

- 5V power supply
- SINAD typ 58dB for $(f_{in} = 10 \text{MHz})$
- Low power (300mW@5V)
- Sample rate: > 80MSPS
- Internal Sample/Hold
- Differential input
- Low input capacitance

APPLICATIONS

- Imaging
- Test equipment
- Computer scanners
- Communications
- Set top boxes

GENERAL DESCRIPTION

The nAD1080 is a compact, high-speed, low power 10-bit monolithic analog-to-digital converter, implemented in a 0.5 μ m CMOS process. It has 10-bit resolution with 9 effective bits, and close to 10 bit dynamic range for video frequency signals. The converter includes a high bandwidth sample and hold. Using internal references, the full scale range is $\pm 1V$. The full scale range can be set between $\pm 0.5V$ and $\pm 1V$ using external references. It operates from a single 5V supply. Its low distortion and high dynamic range offers the performance needed for demanding imaging, multimedia, telecommunications and instrumentation applications.

QUICK REFERENCE DATA

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	supply voltage		4.75	5	5.25	V
I_{DD}	supply current			60		mA
P_{D}	power dissipation			300		mW
DNL	differential nonlinearity	f _{IN} =0.9991MHz			±0.5	LSB
INL	integral nonlinearity	f _{IN} =0.9991MHz			±1	LSB
f_S	max conversion rate		80		TBD	MHz
N	resolution				10	bit

Table 1. Quick reference data

GENERAL DESCRIPTION (Continued)

The nAD1080 has a pipelined architecture - resulting in low input capacitance. Digital error correction of the 9 most significant bits ensures good linearity for input frequencies approaching Nyquist. The excellent linearity at the color subcarrier frequency makes the converter ideally suited for video. It is also well suited for demanding ultrasonic imaging and flow measurements. The nAD1080 is compact - occupying less than 5mm² of die area in a standard dual poly 0.5µm CMOS process.



nAD1080 10-Bit 80MSPS Sampling ADC

The fully differential architecture makes it insensitive to substrate noise. Thus it is ideal as a mixed signal ASIC macro cell.

BLOCK DIAGRAM




Figure 1. Block diagram nAD1080



nAD1080 10-Bit 80MSPS Sampling ADC

ELECTRICAL SPECIFICATIONS

(At $T_A = 25$ °C, $V_{DD} = 5.0$ V, Sampling Rate = 80MHz, Input frequency = 10MHz, Differential input signal, 50% duty cycle clock with 1ns rise and fall times unless otherwise noted)

Symbol	Parameter (condition)	Test Level	Min.	Тур.	Max.	Units
	DC Accuracy					
DNL	Differential Nonlinearity					
	f _{IN} = 0.9991 MHz	I			±0.5	LSB
	11,					
INL	Integral Nonlinearity					
	f _{IN} = 0.9991 MHz	I			±1.0	LSB
	II.					
V _{OS}	Midscale offset	I			10	LSB
CMRR	Common Mode Rejection Ratio	V		TBD		
$\epsilon_{ m G}$	Gain Error	I		TBD		
G	Dynamic Performance	I	I.			
SINAD	Signal to Noise and Distortion Ratio					
	$f_{IN} = 10 \text{ MHz}$	I		58		dB
	$f_{IN} = 15 \text{ MHz}$	I		56		dB
SNR	Signal to Noise Ratio (without					
	harmonics)					
	$f_{IN} = 10 \text{ MHz}$	I		61		dB
SFDR	Spurious Free Dynamic Range					
	$f_{IN} = 10 \text{ MHz}$	I	62	70		dB
	$f_{IN} = 15 \text{ MHz}$	I		61		dB
DP	Differential Phase	V		TBD		
DG	Differential Gain	V		TBD		
PSRR	Power Supply Rejection Ratio	V		TBD		
	Analog Input					
V_{FSR}	Input Voltage Range (differential)	V		±1	±1.3	V
V_{CMI}	Common mode input voltage	V		2.5		V
C_{INA}	Input Capacitance (from each input to ground)	V		1.6		pF
	Reference Voltages					
V _{REFNI}	Internal reference voltage on pin 10		1.95	2.0	2.05	V
V_{REFPI}	Internal reference voltage on pin 11		1.95	2.0	2.05	V
	Internal reference voltage drift				100	ppm/°C
V _{REFNO}	Negative Input Voltage	VI	1.7	2.0	2.3	V
V_{REFPO}	Positive Input Voltage	VI	1.7	2.0	2.3	V
V_{REFP} - V_{REFN}	Reference input voltage range	V	0.6	1.0	1.5	V
V_{CM}	Common mode output voltage	VI	TBD	2.5	TBD	V
	Digital Inputs					
V_{IL}	Logic "0" voltage	VI			$20\% V_{DD}$	
V_{IH}	Logic "1" voltage	VI	80% V _{DD}			
${ m I}_{ m IL}$	Logic "0" current (V _I =V _{SS})	VI			±10	μΑ
I_{IH}	Logic "1" current (V _I =V _{DD})	VI			±10	μΑ
C_{IND}	Input Capacitance	V		1.6		pF
	Digital Outputs					-
V _{OL}	Logic "0" voltage (I = 2 mA)	VI		0.2	0.4	V
V _{OH}	Logic "1" voltage (I = 2 mA)	VI	85% V _{DD}	90% V _{DD}		V
t _H	Output hold time	VI		TBD		ns
t _D	Output delay time	VI		TBD		ns

(table continued on next page)



nAD1080 10-Bit 80MSPS Sampling ADC

	Switching Performance					
f_S	Conversion Rate	VI	80		TBD	MSPS
	Pipeline Delay	IV		8.5		Clocks
$\sigma_{ ext{AP}}$	Aperture jitter	V		TBD		ps
t_{AP}	Aperture delay	V		TBD		ns
	Power Supply					
$V_{ m DD}$	supply voltage	V	4.75	5	5.25	V
I_{DD}	supply current	VI		60		mA
V_{SS}	supply voltage			GND		
$AV_{ m DD}$ -	analog power – digital power pins		-0.2		+0.2	V
$\mathrm{DV}_{\mathrm{DD1}}$						
$\mathrm{DV}_{\mathrm{DD1}}$ -	digital power – output driver power		-0.2		+0.2	V
$\mathrm{DV}_{\mathrm{DD2}}$						
P_{D}	Power dissipation	VI		300		mW
T	Ambient operating temperature		-40		+85	°C

Table 3. Electrical specifications

Test Levels

Test Level I: 100% production tested at +25°C

Test Level II: 100% production tested at +25°C and sample tested at specified

temperatures

Test Level III: Sample tested only

Test Level IV: Parameter is guaranteed by design and characterization testing

Test Level V: Parameter is typical value only

Test Level VI: 100% production tested at +25°C. Guaranteed by design and

characterization testing for industrial temperature range

ABSOLUTE MAXIMUM RATINGS

Supply voltages	Temperatures
AV_{DD} <u>0.3</u> V to +7V	Operating Temp
DV_{DD1} <u>0.3V</u> to $V_{DD} + \underline{0.3V}$	Storage Tempera

Supply voltages	remperatures
AV_{DD} <u>0.3</u> V to +7V	Operating Temperature40 to +85°C
DV_{DD1} <u>0.3V</u> to V_{DD} + <u>0.3V</u>	Storage Temperature 65 to +125°C
DV_{DD2} <u>0.3V</u> to V_{DD} + <u>0.3V</u>	

Input voltages

Analog In	0.3 V to AV _{DD} + 0.3 V
Digital In	0.3 V to V _{DD} + 0.3 V
REF _P	0.3 V to AV _{DD} + 0.3 V
REF _N	0.3 V to AV _{DD} + 0.3 V
CLOCK	0.3V to $V_{DD} + 0.3V$

Note: Stress above one or more of the limiting values may cause permanent damage to the device.



nAD1080 10-Bit 80MSPS Sampling ADC

PIN FUNCTIONS

Pin Name	Description
IN _P IN _N	Differential input signal pins. Common mode voltage: 2.5V
REF _P REF _N	Reference input pins. Bypass with 100nF capacitors close to the pins. See Application
	Information below.
EXTREF	Digital input: Reference select.
	EXTREF=1: Internal reference powered down, use external reference
	EXTREF=0: Internal reference is used
BIAS0, BIAS1	Digital inputs for max. sampling rate programming.
	BIAS1=0, BIAS0=0: Sleep mode (power save)
	BIAS1=0, BIAS0=1: Max. 60MHz sampling
	BIAS1=1, BIAS0=0: Max. 80MHz sampling (default by internal pull-up/pull-down)
	BIAS1=1, BIAS0=1: Max. 100MHz sampling
CLOCK	Clock input
CM	Common mode voltage output.
BIT11 - BIT0	Digital outputs (MSB to LSB)
OR	Digital output. OR=1 indicates input out of range
BGAP	Band gap reference output, nominally 2.415V
	Option for characterization purposes: BGAP can be used to override internal bias
	currents in ADC by applying external voltage (BGAP input resistance, approx.
	5kohm). Bias current will be proportional to applied voltage. When this option is
	used, external references <u>must</u> be used, as it will influence the operation of the
	internal voltage references!
AV_{DD}	Analog power pins. Should be connected to V_{DD}
$\mathrm{DV}_{\mathrm{DD1}}$	Digital power pins. Should be connected to V _{DD}
$\mathrm{DV}_{\mathrm{DD2}}$	Power pins for output drivers. Should be connected to V _{DD}

Table 4. Pin functions

PIN ASSIGNMENT

TBD

TIMING DIAGRAM

TBD

TYPICAL PERFORMANCE CURVES

At $T_A=25$ °C, $V_{DD}=5.0V$, Input frequency = 10MHz , Sampling Rate = 80MHz, with a 50% duty cycle clock with 1ns rise and fall times, Full scale range = 2V, unless otherwise noted

INL DNL

Input frequency: 0.9991MHz

Input frequency: 0.9991MHz

SPECTRAL PERFORMANCE
INPUT FREQUENCY = 10MHz
SPECTRAL PERFORMANCE
INPUT FREQUENCY = 15MHz

DYNAMIC PERFORMANCE HARMONIC DISTORTION vs FULL SCALE RANGE vs FULL SCALE RANGE



nAD1080 10-Bit 80MSPS Sampling ADC



SWEPT POWER SNR, SINAD

SWEPT POWER SFDR

DYNAMIC PERFORMANCE vs SAMPLING FREQUENCY

SMALL SIGNAL FREQUENCY RESPONSE

DYNAMIC PERFORMANCE vs REFERENCE COMMON MODE

DYNAMIC PERFORMANCE vs TEMPERATURE

DYNAMIC PERFORMANCE vs TEMPERATURE ($V_{DD} = 4.75V$)

DYNAMIC PERFORMANCE vs TEMPERATURE ($V_{DD} = 5.25V$)

OFFSET vs TEMPERATURE

PACKAGE OUTLINE

TBD

DEFINITIONS

Data sheet status			
Objective product specification This datasheet contains target specifications for product development.			
Preliminary product This datasheet contains preliminary data; supplementary data may be specification published from Nordic VLSI ASA later.			
Product specification	This datasheet contains final product specifications.		
Limiting values	Limiting values		
Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Specifications sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.			
Application information			
Where application information is given, it is advisory and does not form part of the specification.			

Table 5. Definitions

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Nordic VLSI ASA customers using or selling these products for use in such applications do so at their own risk and agree fully indemnify Nordic VLSI ASA for any damages resulting from such improper use or sale.



APPLICATION INFORMATION (section to be revised!)

References

The nAD1080 has a differential analog input. The input range is determined by the voltages V_P and V_N applied to reference pins REF $_P$ and REF $_N$ respectively, and is equal to $\pm (V_P - V_N)$. Externally generated reference voltages connected to REF $_P$ and REF $_N$ should be symmetric around 2.5V. The input range can be defined between $\pm 0.6V$ and $\pm 1.5V$. An internal reference exists – providing reference voltages at pins REF $_P$ and REF $_N$ equal to +3.00V (VREF $_P$) and +2.00V (VREF $_N$). These can be connected to REF $_P$ and REF $_N$ by connecting pin EXTREF to VSS. The references should be bypassed as close to the converter pins as possible using 100nF capacitors in parallel with smaller capacitors (e.g. 220pF) (to ground).

Analog input

The input of the nAD1080 can be configured in various ways - dependent upon whether a single ended or differential, AC- or DC-coupled input is wanted.

AC-coupled input is most conveniently implemented using a transformer with a center tapped secondary winding. The center tap is connected to the CM-node, as shown in figure 1. In order to obtain low distortion, it is important that the selected transformer does not exhibit core saturation at full-scale. Excellent results are obtained with the Mini Circuits T1-6T or T1-1T. Proper termination of the input is important for input signal purity. A small capacitor (typ. 68pF) across the inputs attenuates kickbacknoise from the sample and hold. A small capacitor (1nF) between CM and ground has also been proven to be advantageous.




Figure 6. AC coupled input using transformer

If a DC-coupled single ended input is wanted, a solution based on operational amplifiers - as shown in Figure 7, is usually preferred. The AD826 is suggested for low distortion and video bandwidth. Lower cost operational amplifiers may be used if the demands are less strict.

TY

nAD1080 10-Bit 80MSPS Sampling ADC




Figure 7. DC-coupled single ended to differential conversion (power supplies and bypassing not shown)

Clock

The nAD1080 clock can be driven differentially or single-ended. For single ended operation, the CLOCKN node is externally biased to VDD/2 (~2.5V), and decoupled to ground bu a capacitor. A CMOS logic level clock is applied at the CLOCKP-node. The duty cycle of the clock should be close to 50%. Consecutive pipeline stages in the ADC are clocked in antiphase. With a 50% duty cycle, every stage has the same time for settling. If the duty cycle deviates from 50%, every second stage has a shorter time for settling - thus it operates less accurately, causing degradation of SNR. When driven differentially, CLOCKN and CLOCKP accommodate differential sinusodial signals centered around VDD/2.

In order to preserve accuracy at high input frequency, it is important that the clock has low jitter and steep edges. Rise/fall times should be kept shorter than 2ns whenever possible. Overshoot should be avoided. Low jitter is especially important when converting high frequency input signals. Jitter causes the noise floor to rise proportionally to input signal frequency. Jitter may be caused by crosstalk on the PCB. It is therefore recommended that the clock trace on the PCB is made as short as possible.

Digital outputs

The digital output data appears in offset binary code at CMOS logic levels. Full scale negative input results in output code 000...0. Full scale positive input results in output code 111...1. Output data are available 8.5 clock cycles after the data are sampled. The analog input is sampled one aperture delay (t_{AP}) after the high to low clock transition. Output data should be sampled on the low to high clock transition, as shown in the timing diagram.



nAD1080 10-Bit 80MSPS Sampling ADC

PCB layout and decoupling

A well designed PCB is necessary to get good spectral purity from any high performance ADC. A multilayer PCB with a solid ground plane is recommended for optimum performance. If the system has a split analog and digital ground plane, it is recommended that all ground pins on the ADC are connected to the analog ground plane. It is our experience that this gives the best performance. The power supply pins should be bypassed using 100nF surface mounted capacitors as close to the package pins as possible. Analog and digital supply pins should be separately filtered. One should make sure that the analog and digital supply voltages are equal.

Dynamic testing

Careful testing using high quality instrumentation is necessary to achieve accurate test results on high speed A/D-converters. It is important that the clock source and signal source has low jitter. A spectrally pure, low noise RF signal generator - such as the HP8662A or HP 8644B is recommended for the test signal. Low pass filtering or band pass filtering of the input signal is usually necessary to obtain the required spectral purity (SFDR > 75dB). The clock signal can be obtained from either a crystal oscillator or a low-jitter pulse generator. Alternatively, a low-jitter RF-generator can be used as a clock source. At Nordic VLSI, the Marconi Instruments 2041A is used. The sinewave clock must then be applied to an ultra high speed comparator (e.g. AD9696) and a TTL to CMOS level shifter (e.g. 74LV04) before application to the converter. The most consistent results are obtained if the clock signal is phase locked to the input signal. Phase locking allows testing without windowing of output data. A logic analyzer with deep memory - such as the HP16500-series, is recommended for test data acquisition.



nAD1080 10-Bit 80MSPS Sampling ADC

DESIGN CENTER

Main office:

Nordic VLSI ASA

Vestre Rosten 81

Branch office:

Nordic VLSI ASA

Drammensveien 165

N-7075 TILLER P.O.Box 436 Skøyen, N-0212 OSLO

NORWAY NORWAY

Telephone: +47 72898900 Telephone: +47 22511050 Telefax: +47 72898989 Telefax: +47 22511099

E-mail: For further information regarding datasheets, please send mail to datasheet@nvlsi.no

World Wide Web/Internet: Visit our site at http://www.nvlsi.no

Preliminary specification. Revision Date: 19.01.99.

Datasheet order code: 190199-nAD1080.

All rights reserved ®. Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder. Company and product names referred to in this datasheet belong to their respective copyright/trademark holders.