

## 512Kx16bit Ultra-Low Power Asynchronous Static RAM

### Overview

The N08T16xxC2A, is a family of integrated memory devices containing a low power 8 Mbit SRAM built using a self-refresh DRAM array organized as 524,288 words by 16 bits. It is designed to be identical in operation and interface to standard 6T SRAMS. The device is designed for low standby and operating current and includes a power-down feature to automatically enter standby mode. The device is designed with a separate Vcc and VccQ power structure for the I/O to be run from a separate power supply from the device core. The VFBGA package offers an extremely thin, low-profile size for today's space conscience applications.

FIGURE 1: Pin Description

|   | 1                      | 2                      | 3               | 4               | 5                       | 6                           |
|---|------------------------|------------------------|-----------------|-----------------|-------------------------|-----------------------------|
| A | $\overline{\text{LB}}$ | $\overline{\text{OE}}$ | A <sub>0</sub>  | A <sub>1</sub>  | A <sub>2</sub>          | CE2/ $\overline{\text{ZZ}}$ |
| B | I/O <sub>8</sub>       | $\overline{\text{UB}}$ | A <sub>3</sub>  | A <sub>4</sub>  | $\overline{\text{CE1}}$ | I/O <sub>0</sub>            |
| C | I/O <sub>9</sub>       | I/O <sub>10</sub>      | A <sub>5</sub>  | A <sub>6</sub>  | I/O <sub>1</sub>        | I/O <sub>2</sub>            |
| D | V <sub>SSQ</sub>       | I/O <sub>11</sub>      | A <sub>17</sub> | A <sub>7</sub>  | I/O <sub>3</sub>        | V <sub>CC</sub>             |
| E | V <sub>CCQ</sub>       | I/O <sub>12</sub>      | DNU             | A <sub>16</sub> | I/O <sub>4</sub>        | V <sub>SS</sub>             |
| F | I/O <sub>14</sub>      | I/O <sub>13</sub>      | A <sub>14</sub> | A <sub>15</sub> | I/O <sub>5</sub>        | I/O <sub>6</sub>            |
| G | I/O <sub>15</sub>      | NC                     | A <sub>12</sub> | A <sub>13</sub> | $\overline{\text{WE}}$  | I/O <sub>7</sub>            |
| H | A <sub>18</sub>        | A <sub>8</sub>         | A <sub>9</sub>  | A <sub>10</sub> | A <sub>11</sub>         | NC                          |

48 Pin VFBGA (top)  
6 x 8 mm

Two options:

- 1) Two CE - ball A6 is CE2
- 2) One CE with sleep mode - ball A6 is  $\overline{\text{ZZ}}$

### Features

- **Voltage Ranges:**
  - 1.70 to 2.25 Volts - N08T1618C2A
  - 2.30 to 2.70 Volts - N08T1625C2A
  - 2.70 to 3.30 Volts - N08T1630C2A
- **Extended Temperature Range:**
  - 25 to +85 °C
- **Fast Cycle Time:**
  - T<sub>ACC</sub> < 55 nS @ 2.75V
  - T<sub>ACC</sub> < 70 nS @ 2.3V
  - T<sub>ACC</sub> < 85 nS @ 1.70V
- **Low Operating Current:**
  - I<sub>CC</sub> < 25 mA at 55nS
  - I<sub>CC</sub> < 20 mA at 70nS
  - I<sub>CC</sub> < 15 mA at 100nS
- **Low Standby Current:**
  - I<sub>SB</sub> < 30 uA at 1.8V
  - I<sub>SB</sub> < 50 uA at 2.5V
- **48-Pin VFBGA package or wafer level die**
- **Dual rail operation**
  - V<sub>CCQ</sub> and V<sub>SSQ</sub> for separate I/O power rail

TABLE 1: Pin Descriptions

| Pin Name                             | Pin Function                                |
|--------------------------------------|---|
| A <sub>0</sub> - A <sub>18</sub>     | Address Inputs                              |
| $\overline{\text{WE}}$               | Write Enable Input                          |
| CE1, CE2                             | Chip Enable Inputs                          |
| $\overline{\text{ZZ}}$               | Deep Sleep Mode                             |
| $\overline{\text{OE}}$               | Output Enable Input                         |
| $\overline{\text{UB}}$               | Upper Byte Enable Input                     |
| $\overline{\text{LB}}$               | Lower Byte Enable Input                     |
| I/O <sub>0</sub> - I/O <sub>15</sub> | Data Inputs/Outputs                         |
| V <sub>CC</sub> /V <sub>CCQ</sub>    | Core Power / IO Power                       |
| V <sub>SS</sub> /V <sub>SSQ</sub>    | Ground / IO Ground                          |
| DNU                                  | Do Not Use (or connect to V <sub>SS</sub> ) |

FIGURE 3: Functional Block Diagram




TABLE 2: Functional Truth Table

| $\overline{\text{CE1}}$ | $\text{CE2}^1$ | $\overline{\text{WE}}$ | $\overline{\text{OE}}$ | $\overline{\text{UB/LB}}$ | $\overline{\text{ZZ}}^2$ | I/O <sup>3</sup> | MODE                 | POWER                          |
|-------------------------|----------------|------------------------|------------------------|---------------------------|--------------------------|------------------|----------------------|--------------------------------|
| H                       | X              | X                      | X                      | X                         | H                        | High Z           | Standby <sup>4</sup> | Standby                        |
| X                       | L              | X                      | X                      | X                         | H                        | High Z           | Standby <sup>4</sup> | Standby                        |
| X                       | X              | X                      | X                      | H                         | H                        | High Z           | Standby <sup>4</sup> | Standby                        |
| L                       | H              | L                      | X <sup>5</sup>         | L <sup>3</sup>            | H                        | Data In          | Write <sup>5</sup>   | Active -> Standby <sup>6</sup> |
| L                       | H              | H                      | L                      | L <sup>3</sup>            | H                        | Data Out         | Read                 | Active -> Standby <sup>6</sup> |
| L                       | H              | H                      | H                      | L <sup>3</sup>            | H                        | High Z           | Active               | Standby <sup>6</sup>           |
| X                       | -              | X                      | X                      | X                         | L                        | High Z           | Deep Sleep           | Deep Sleep                     |

1. Only on the two-CE option device.

2. Only on the one-CE option device with sleep mode.

3. When  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are in select mode (low), I/O<sub>0</sub> - I/O<sub>15</sub> are affected as shown. When  $\overline{\text{LB}}$  only is in the select mode only I/O<sub>0</sub> - I/O<sub>7</sub> are affected as shown. When  $\overline{\text{UB}}$  is in the select mode only I/O<sub>8</sub> - I/O<sub>15</sub> are affected as shown. If both  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are in the deselect mode (high), the chip is in a standby mode regardless of the state of CE1 or CE2.

4. When the device is in standby mode, control inputs ( $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{UB}}$ , and  $\overline{\text{LB}}$ ), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

5. When  $\overline{\text{WE}}$  is invoked, the  $\overline{\text{OE}}$  input is internally disabled and has no effect on the circuit.

6. The device will consume active power in this mode whenever addresses are changed. Data inputs are internally isolated from any external influence.

TABLE 3: Capacitance\*

| Item              | Symbol           | Test Condition  | Min | Max | Unit |
|-------------------|------------------|---|-----|-----|------|
| Input Capacitance | $C_{\text{IN}}$  | $V_{\text{IN}} = 0\text{V}$ , $f = 1\text{ MHz}$ , $T_A = 25^\circ\text{C}$ |     | 8   | pF   |
| I/O Capacitance   | $C_{\text{I/O}}$ | $V_{\text{IN}} = 0\text{V}$ , $f = 1\text{ MHz}$ , $T_A = 25^\circ\text{C}$ |     | 8   | pF   |

\* These parameters are verified in device characterization and are not 100% tested

**TABLE 4: Absolute Maximum Ratings\***

| Item  | Symbol       | Rating                   | Unit |
|---|--------------|--------------------------|------|
| Voltage on any pin relative to $V_{SS}$         | $V_{IN,OUT}$ | -0.3 to $V_{CC}+0.3$     | V    |
| Voltage on $V_{CC}$ Supply Relative to $V_{SS}$ | $V_{CC}$     | -0.3 to +4.0             | V    |
| Power Dissipation                               | $P_D$        | 500                      | mW   |
| Storage Temperature                             | $T_{STG}$    | -40 to +125              | °C   |
| Operating Temperature                           | $T_A$        | -25 to +85               | °C   |
| Soldering Temperature and Time                  | $T_{SOLDER}$ | 240 °C, 10sec(Lead only) | °C   |

\* Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**TABLE 5: Operating Characteristics (Over specified Temperature Range)**


| Item  | Symbol     | Test Conditions   | Device      | Min         | Typ  | Max          | Unit |
|---|------------|---|-------------|-------------|------|--------------|------|
| Supply Voltage                                      | $V_{CC}$   |   | N08T1618C2A | 1.70        | 1.80 | 2.25         | V    |
|   |            |   | N08T1625C2A | 2.3         | 2.5  | 2.7          |      |
|   |            |   | N08T1630C2A | 2.7         | 3.0  | 3.3          |      |
| Data Retention Voltage                              | $V_{DR}$   |   |             | 1.7         |      | 3.3          | V    |
| Input High Voltage                                  | $V_{IH}$   |   |             | 1.4         |      | $V_{CC}+0.5$ | V    |
| Input Low Voltage                                   | $V_{IL}$   |   |             | -0.5        |      | 0.4          | V    |
| Output High Voltage                                 | $V_{OH}$   | $I_{OH} = 0.2mA$  |             | $0.8V_{CC}$ |      |              | V    |
| Output Low Voltage                                  | $V_{OL}$   | $I_{OL} = -0.2mA$   |             |             |      | $0.2V_{CC}$  | V    |
| Input Leakage Current                               | $I_{LI}$   | $V_{IN} = 0$ to $V_{CC}$  |             |             |      | 0.5          | μA   |
| Output Leakage Current                              | $I_{LO}$   | $\overline{OE} = V_{IH}$ or Chip Disabled                                     |             |             |      | 0.5          | μA   |
| Read/Write Operating Supply Current <sup>1</sup>    | $I_{CC1}$  | $V_{IN} = V_{IH}$ or $V_{IL}$<br>Chip Enabled, $I_{out} = 0$<br>$f = f_{max}$ |             |             |      | 25           | mA   |
| Read/Write Quiescent Operating Current <sup>2</sup> | $I_{CC3}$  | $V_{IN} = V_{CC}$ or 0V<br>Chip Enabled, $I_{out} = 0$<br>$f = 0$             |             |             |      | 150          | μA   |
| Standby Current <sup>2</sup>                        | $I_{SB30}$ | $V_{IN} = V_{CC}$ or 0V<br>Chip Disabled, $t_A = 30^\circ C$                  | N08T1618C2A |             |      | tbd          | μA   |
|   |            |   | N08T1625C2A |             |      | tbd          |      |
|   |            |   | N08T1630C2A |             |      | tbd          |      |
| Max Standby Current <sup>2</sup>                    | $I_{SB85}$ | $V_{IN} = V_{CC}$ or 0V<br>Chip Disabled, $t_A = 85^\circ C$                  | N08T1618C2A |             |      | 30           | μA   |
|   |            |   | N08T1625C2A |             |      | 50           |      |
|   |            |   | N08T1630C2A |             |      | 70           |      |

1. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.
2. This device assumes a standby mode if the chip is disabled ( $\overline{CE1}$  high or CE2 low or  $\overline{UB}$  and  $\overline{LB}$  high). It will also automatically go into a standby mode whenever all input signals are quiescent (not toggling) regardless of the state of CE1, CE2, UB and LB. In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.
3. The Chip is Disabled when  $\overline{CE1}$  is high or CE2 is low or when both  $\overline{UB}$  and  $\overline{LB}$  are high. The Chip is Enabled when  $\overline{CE1}$  is low and CE2 is high and UB or LB are low.

TABLE 6: Timing Test Conditions


| Item                                     |   |
|--|---|
| Input Pulse Level                        | 0.1V <sub>CC</sub> to 0.9 V <sub>CC</sub> |
| Input Rise and Fall Time                 | 5ns                                       |
| Input and Output Timing Reference Levels | 0.5 V <sub>CC</sub>                       |
| Operating Temperature                    | -10 to +85 °C                             |


FIGURE 4: Output Load Circuit




**TABLE 7: Read Cycle Timing (1)  $\overline{CE1} = \overline{OE} = V_{IL}$ ,  $CE2, \overline{WE} = V_{IH}$** 

| Item                            | Symbol   | 1.8  |      | 2.5  |      | 3.0  |      | Units |
|---------------------------------|----------|------|------|------|------|------|------|-------|
|                                 |          | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Read Cycle Time                 | $t_{RC}$ | 85   |      | 70   |      | 55   |      | nS    |
| Address Access Time             | $t_{AA}$ |      | 85   |      | 70   |      | 55   | nS    |
| Output Hold from Address Change | $t_{OH}$ | 5    |      | 5    |      | 5    |      | nS    |




**FIGURE 5: Timing Waveform of Read Cycle (2) ( $\overline{WE} = V_{IH}$ )****TABLE 8: Read Cycle Timing (2)  $\overline{WE} = V_{IH}$** 

| Item                                 | Symbol               | 1.8  |      | 2.5  |      | 3.0  |      | Units |
|--------------------------------------|----------------------|------|------|------|------|------|------|-------|
|                                      |                      | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Read Cycle Time                      | $t_{RC}$             | 85   | -    | 70   | -    | 55   | -    | nS    |
| Address Access Time                  | $t_{AA}$             | -    | 85   | -    | 70   | -    | 55   | nS    |
| Chip Enable to Valid Output          | $t_{CO}$             | -    | 85   | -    | 70   | -    | 55   | nS    |
| Output Enable to Valid Output        | $t_{OE}$             | -    | 15   | -    | 15   | -    | 15   | nS    |
| Byte Select to Valid Output          | $t_{LB}, t_{UB}$     | -    | 85   | -    | 70   | -    | 55   | nS    |
| Chip Enable to Low-Z output          | $t_{LZ}$             | 10   | -    | 10   | -    | 10   | -    | nS    |
| Output Enable to Low-Z Output        | $t_{OLZ}$            | 5    | -    | 5    | -    | 5    | -    | nS    |
| Byte Select to Low-Z Output          | $t_{LBZ}, t_{UBZ}$   | 10   | -    | 10   | -    | 10   | -    | nS    |
| Chip Enable to High-Z Output         | $t_{HZ}$             | 0    | 20   | 0    | 20   | 0    | 20   | nS    |
| Output Disable to High-Z Output      | $t_{OHZ}$            | 0    | 20   | 0    | 20   | 0    | 20   | nS    |
| Byte Select Disable to High-Z Output | $t_{LBHZ}, t_{UBHZ}$ | 0    | 20   | 0    | 20   | 0    | 20   | nS    |
| Output Hold from Address Change      | $t_{OH}$             | 5    | -    | 5    | -    | 5    | -    | nS    |

**FIGURE 6: Timing Waveform of Write Cycle (1) ( $\overline{\text{WE}}$  control)****TABLE 9: Write Cycle Timing**

| Item                          | Symbol                           | 1.8  |      | 2.5  |      | 3.0  |      | Units |
|-------------------------------|----------------------------------|------|------|------|------|------|------|-------|
|                               |                                  | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Write Cycle Time              | $t_{\text{WC}}$                  | 85   | -    | 70   | -    | 55   | -    | nS    |
| Chip Enable to End of Write   | $t_{\text{CW}}$                  | 85   | -    | 70   | -    | 55   | -    | nS    |
| Chip Enable High              | $t_{\text{CH}}$                  | 5    |      | 5    |      | 5    |      |       |
| Address Valid to End of Write | $t_{\text{AW}}$                  | 85   | -    | 70   | -    | 55   | -    | nS    |
| Byte Select to End of Write   | $t_{\text{LBW}}, t_{\text{UBW}}$ | 85   | -    | 70   | -    | 55   | -    | nS    |
| Write Pulse Width             | $t_{\text{WP}}$                  | 65   | 1000 | 55   | 1000 | 45   | 1000 | nS    |
| Write Pulse High              | $t_{\text{WH}}$                  | 5    |      | 5    |      | 5    |      |       |
| Write Recovery Time           | $t_{\text{WR}}$                  | 0    | -    | 0    | -    | 0    | -    | nS    |
| Write to High-Z Output        | $t_{\text{WHZ}}$                 | -    | 20   | -    | 20   | -    | 20   | nS    |
| Address Setup Time            | $t_{\text{AS}}$                  | 0    | -    | 0    | -    | 0    | -    | nS    |
| Data to Write Time Overlap    | $t_{\text{DW}}$                  | 25   | -    | 25   | -    | 25   | -    | nS    |
| Data Hold from Write Time     | $t_{\text{DH}}$                  | 0    | -    | 0    | -    | 0    | -    | nS    |
| End Write to Low-Z Output     | $t_{\text{OW}}$                  | 5    | -    | 5    | -    | 5    | -    | nS    |

**FIGURE 7: Timing Waveform of Write Cycle (2) ( $\overline{\text{CE1}}$  Control)**





## Power Savings Mode

The N08T16xxC2A contains an optional power savings mode, deep sleep mode.


### Deep Sleep Mode

This power savings mode is available only on the single CE device, which has a  $\overline{ZZ}$  (Deep Sleep

Mode) input pin.


In this mode of operation, the internal refresh is turned off and all data integrity of the array is lost. Deep Sleep is entered by bringing  $\overline{ZZ}$  low. The device will remain in this mode as long as  $\overline{ZZ}$  remains low. Timings are defined to enter and exit the deep sleep mode of operation.

**FIGURE 8: Deep Sleep Mode - Entry/Exit Timings**



**Table 10: Deep Sleep Timings and Current**

| Item  | Symbol      | Min | Max | Unit |
|---|-------------|-----|-----|------|
| Chip ( $\overline{CE}$ , $\overline{UB/LB}$ ) deselect to $\overline{ZZ}$ low | $t_{cdzz}$  | 0   |     | ns   |
| Deep Sleep Mode   | $t_{zzmin}$ | 10  |     | us   |
| Deep Sleep Recovery   | $t_r$       | 200 |     | us   |
| Deep Sleep Current  | $I_{ZZ}$    |     | 10  | uA   |

**FIGURE 9: BALL GRID ARRAY PACKAGING****TABLE 11: Dimensions (mm)**

| D      | E      | e = 0.75 |       |       |       | BALL MATRIX TYPE |
|--------|--------|----------|-------|-------|-------|------------------|
|        |        | SD       | SE    | J     | K     |                  |
| 6±0.10 | 8±0.10 | 0.375    | 0.375 | 1.125 | 1.375 | FULL             |

**TABLE 12: Revision History**

| Revision | Date      | Change Description    |
|----------|-----------|-----------------------|
| A        | 5/15/2002 | Initial 8Mb datasheet |

© 2002 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this datasheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this datasheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments