

#### 1982B Zanker Road, San Jose, CA 95112 ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com

# 512Kx16bit Ultra-Low Power Asynchronous Static RAM

#### Overview

The N08T16xxC2A, is a family of integrated memory devices containing a low power 8 Mbit SRAM built using a self-refresh DRAM array organized as 524,288 words by 16 bits. It is designed to be identical in operation and interface to standard 6T SRAMS. The device is designed for low standby and operating current and includes a power-down feature to automatically enter standby mode. The device is designed with a separate Vcc and VccQ power structure for the I/O to be run from a separate power supply from the device core. The VFBGA package offers an extremely thin, low-profile size for today's space conscience applications.

### FIGURE 1: Pin Description

	1	2	3	4	5	6
Α	LB	OE	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	CE2/ZZ
В	I/O <sub>8</sub>	UB	A <sub>3</sub>	A <sub>4</sub>	CE1	I/O <sub>0</sub>
С	I/O <sub>9</sub>	I/O <sub>10</sub>	A <sub>5</sub>	A <sub>6</sub>	I/O <sub>1</sub>	I/O <sub>2</sub>
D	V <sub>SSQ</sub>	I/O <sub>11</sub>	A <sub>17</sub>	A <sub>7</sub>	I/O <sub>3</sub>	v <sub>cc</sub>
Е	v <sub>ccq</sub>	I/O <sub>12</sub>	DNU	A <sub>16</sub>	I/O <sub>4</sub>	v <sub>ss</sub>
F	I/O <sub>14</sub>	I/O <sub>13</sub>	A <sub>14</sub>	A <sub>15</sub>	I/O <sub>5</sub>	I/O <sub>6</sub>
G	I/O <sub>15</sub>	NC	A <sub>12</sub>	A <sub>13</sub>	WE	1/07
Н	A <sub>18</sub>	A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	NC

48 Pin VFBGA (top) 6 x 8 mm

Two options:

1) Two CE - ball A6 is CE2

2) One CE with sleep mode - ball A6 is  $\overline{ZZ}$ 

#### **Features**

Voltage Ranges:

1.70 to 2.25 Volts - N08T1618C2A 2.30 to 2.70 Volts - N08T1625C2A 2.70 to 3.30 Volts - N08T1630C2A

• Extended Temperature Range:

-25 to +85 °C

• Fast Cycle Time:

 $T_{ACC}$  < 55 nS @ 2.75V

T<sub>ACC</sub> < 70 nS @ 2.3V

T<sub>ACC</sub> < 85 nS @ 1.70V

• Low Operating Current:

 $I_{CC}$  < 25 mA at 55nS

 $I_{CC}$  < 20 mA at 70nS

 $I_{CC}$  < 15 mA at 100nS

Low Standby Current:

I<sub>SB</sub> < 30 uA at 1.8V

 $I_{SB}$  < 50 uA at 2.5V


- 48-Pin VFBGA package or wafer level die
- Dual rail operation

 $V_{CCQ}$  and  $V_{SSQ}$  for separate I/O power rail

## **TABLE 1: Pin Descriptions**

Pin Name	Pin Function
A <sub>0</sub> - A <sub>18</sub>	Address Inputs
WE	Write Enable Input
CE1, CE2	Chip Enable Inputs
ZZ	Deep Sleep Mode
ŌE	Output Enable Input
ŪB	Upper Byte Enable Input
LB	Lower Byte Enable Input
I/O <sub>0</sub> - I/O <sub>15</sub>	Data Inputs/Outputs
V <sub>CC</sub> /V <sub>CCQ</sub>	Core Power / IO Power
V <sub>SS</sub> /V <sub>SSQ</sub>	Ground / IO Ground
DNU	Do Not Use (or connect to V <sub>SS</sub> )

FIGURE 3: Functional Block Diagram



**TABLE 2: Functional Truth Table** 

CE1	CE2 <sup>1</sup>	WE	ŌĒ	UB/LB	ZZ <sup>2</sup>	I/O <sup>3</sup>	MODE	POWER
Н	Х	Х	Х	Х	Н	High Z	Standby <sup>4</sup>	Standby
X	L	Х	Χ	Х	Н	High Z	Standby <sup>4</sup>	Standby
Х	Х	Х	Х	Н	Н	High Z	Standby <sup>4</sup>	Standby
L	Н	L	X <sup>5</sup>	L <sup>3</sup>	Н	Data In	Write <sup>5</sup>	Active -> Standby <sup>6</sup>
L	Н	Н	L	$L^3$	Н	Data Out	Read	Active -> Standby <sup>6</sup>
L	Н	Н	Н	L <sup>3</sup>	Н	High Z	Active	Standby <sup>6</sup>
Х	-	Х	Х	Х	L	High Z	Deep Sleep	Deep Sleep

- 1. Only on the two-CE option device.
- 2. Only on the one-CE option device with sleep mode.
- 3. When  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are in select mode (low), I/O<sub>0</sub> I/O<sub>15</sub> are affected as shown. When  $\overline{\text{LB}}$  only is in the select mode only I/O<sub>0</sub> IO<sub>7</sub> are affected as shown. When  $\overline{\text{UB}}$  is in the select mode only I/O<sub>8</sub> I/O<sub>15</sub> are affected as shown. If both  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are in the deselect mode (high), the chip is in a standby mode regardless of the state of  $\overline{\text{CE1}}$  or CE2.
- 4. When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.
- 5. When WE is invoked, the OE input is internally disabled and has no effect on the circuit.
- 6. The device will consume active power in this mode whenever addresses are changed. Data inputs are internally isolated from any external influence.

**TABLE 3: Capacitance\*** 

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	$V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^{\circ}C$		8	pF
I/O Capacitance	C <sub>I/O</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C		8	pF

<sup>\*</sup> These parameters are verified in device characterization and are not 100% tested

### TABLE 4: Absolute Maximum Ratings\*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN,OUT</sub>	-0.3 to V <sub>CC</sub> +0.3	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.3 to +4.0	V
Power Dissipation	P <sub>D</sub>	500	mW
Storage Temperature	T <sub>STG</sub>	-40 to +125	°C
Operating Temperature	T <sub>A</sub>	-25 to +85	°C
Soldering Temperature and Time	T <sub>SOLDER</sub>	240 °C, 10sec(Lead only)	°C

<sup>\*</sup> Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **TABLE 5: Operating Characteristics (Over specified Temperature Range)**

Item	Symbol	Test Conditions	Device	Min	Тур	Max	Unit
			N08T1618C2A	1.70	1.80	2.25	
Supply Voltage	$V_{CC}$		N08T1625C2A	2.3	2.5	2.7	V
			N08T1630C2A	2.7	3.0	3.3	
Data Retention Voltage	$V_{DR}$			1.7		3.3	V
Input High Voltage	V <sub>IH</sub>			1.4		V <sub>CC</sub> +0.5	V
Input Low Voltage	V <sub>IL</sub>			-0.5		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = 0.2mA		0.8V <sub>CC</sub>			V
Output Low Voltage	V <sub>OL</sub>	$I_{OL} = -0.2 \text{mA}$				0.2V <sub>CC</sub>	V
Input Leakage Current	I <sub>LI</sub>	$V_{IN} = 0$ to $V_{CC}$				0.5	μΑ
Output Leakage Current	I <sub>LO</sub>	$\overline{OE} = V_{IH}$ or Chip Disabled				0.5	μΑ
Read/Write Operating Supply Current <sup>1</sup>	I <sub>CC1</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$ Chip Enabled, lout = 0 f= fmax				25	mA
Read/Write Quiescent Operating Current <sup>2</sup>	I <sub>CC3</sub>	$V_{IN} = V_{CC}$ or $0V$ Chip Enabled, lout = $0$ f = 0				150	μА
		$V_{IN} = V_{CC}$ or 0V	N08T1618C2A			tbd	
Standby Current <sup>2</sup>	I <sub>SB30</sub>	Chip Disabled, t <sub>A</sub> = 30°C	N08T1625C2A			tbd	μΑ
		Chip Disabled, t <sub>A</sub> = 30°C	N08T1630C2A			tbd	
		$V_{IN} = V_{CC}$ or 0V	N08T1618C2A			30	
Max Standby Current <sup>2</sup>	I <sub>SB85</sub>	Chip Disabled, t <sub>A</sub> = 85°C	N08T1625C2A			50	μΑ
		Only Disabled, (A= 00 C	N08T1630C2A			70	

<sup>1.</sup> This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

<sup>2.</sup> This device assumes a standby mode if the chip is disabled (CE1 high or CE2 low or UB and LB high). It will also automatically go into a standby mode whenever all input signals are quiescent (not toggling) regardless of the state of CE1, CE2, UB and LB. In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.

<sup>3.</sup> The Chip is Disabled when  $\overline{\text{CE1}}$  is high or CE2 is low or when both  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are high. The Chip is Enabled when  $\overline{\text{CE1}}$  is low and CE2 is high and UB or LB are low.

# **TABLE 6: Timing Test Conditions**

Item	
Input Pulse Level	0.1V <sub>CC</sub> to 0.9 V <sub>CC</sub>
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V <sub>CC</sub>
Operating Temperature	-10 to +85 °C

# FIGURE 4: Output Load Circuit




TABLE 7: Read Cycle Timing (1)  $\overline{CE1} = \overline{OE} = V_{IL}$ , CE2,  $\overline{WE} = V_{IH}$ 

Item	Symbol	1	.8	2.5		3.0		Units
item	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oilles
Read Cycle Time	t <sub>RC</sub>	85		70		55		nS
Address Access Time	t <sub>AA</sub>		85		70		55	nS
Output Hold from Address Change	t <sub>ОН</sub>	5		5		5		nS




FIGURE 5: Timing Waveform of Read Cycle (2) ( $\overline{WE} = V_{IH}$ )  $t_{RC}$ Address  $t_{AA}$  $t_{HZ(1,2)}$ CE1  $t_{CO}$ CE2 t<sub>OHZ(1)</sub>  $t_{OE}$ OE t<sub>OLZ</sub> ◀  $t_{LB}$ ,  $t_{UB}$  $\overline{\mathsf{LB}}, \overline{\mathsf{UB}}$ t<sub>LBLZ</sub>, t<sub>UBLZ</sub> t<sub>LBHZ</sub>, t<sub>UBHZ</sub> High-Z Data Valid Data Out

TABLE 8: Read Cycle Timing (2) WE = V<sub>IH</sub>

Item	Symbol	1	.8	2.5		3.0		Units
item	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oilles
Read Cycle Time	t <sub>RC</sub>	85	-	70	-	55	-	nS
Address Access Time	t <sub>AA</sub>	-	85	-	70	-	55	nS
Chip Enable to Valid Output	t <sub>CO</sub>	-	85	-	70	-	55	nS
Output Enable to Valid Output	t <sub>OE</sub>	-	15	-	15	-	15	nS
Byte Select to Valid Output	t <sub>LB</sub> , t <sub>UB</sub>	-	85	-	70	-	55	nS
Chip Enable to Low-Z output	t <sub>LZ</sub>	10	-	10	-	10	-	nS
Output Enable to Low-Z Output	t <sub>OLZ</sub>	5	-	5	-	5	-	nS
Byte Select to Low-Z Output	t <sub>LBZ</sub> , t <sub>UBZ</sub>	10	-	10	-	10	-	nS
Chip Enable to High-Z Output	t <sub>HZ</sub>	0	20	0	20	0	20	nS
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	20	0	20	0	20	nS
Byte Select Disable to High-Z Output	t <sub>LBHZ</sub> , t <sub>UBHZ</sub>	0	20	0	20	0	20	nS
Output Hold from Address Change	t <sub>OH</sub>	5	-	5	-	5	-	nS


High-Z

FIGURE 6: Timing Waveform of Write Cycle (1) (WE control)  $t_{WC}$ Address  $t_{WR}$  $t_{AW}$ CE1  $t_{\text{CW}}$ CE2  $t_{\text{LBW}},\,t_{\text{UBW}}$  $\overline{\mathsf{LB}}, \overline{\mathsf{UB}}$  $t_{\text{WP}}$  $\overline{\mathsf{WE}}$  $t_{DW}$ High-Z Data Valid Data In  $t_{WHZ}$  $t_{OW}$ 

**TABLE 9: Write Cycle Timing** 

Data Out

Item	Symbol	1	.8	2	.5	3	.0	Units
item	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Units
Write Cycle Time	t <sub>WC</sub>	85	-	70	-	55	-	nS
Chip Enable to End of Write	t <sub>CW</sub>	85	-	70	-	55	-	nS
Chip Enable High	t <sub>CH</sub>	5		5		5		
Address Valid to End of Write	t <sub>AW</sub>	85	-	70	-	55	-	nS
Byte Select to End of Write	t <sub>LBW</sub> , t <sub>UBW</sub>	85	-	70	-	55	-	nS
Write Pulse Width	t <sub>WP</sub>	65	1000	55	1000	45	1000	nS
Write Pulse High	t <sub>WH</sub>	5		5		5		
Write Recovery Time	t <sub>WR</sub>	0	-	0	-	0	-	nS
Write to High-Z Output	t <sub>WHZ</sub>	-	20	-	20	-	20	nS
Address Setup Time	t <sub>AS</sub>	0	-	0	-	0	-	nS
Data to Write Time Overlap	t <sub>DW</sub>	25	-	25	-	25	-	nS
Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	0	-	nS
End Write to Low-Z Output	tow	5	-	5	-	5	-	nS



# **Power Savings Mode**

The N08T16xxC2A contains an optional power savings mode, deep sleep mode.


#### **Deep Sleep Mode**

This power savings mode is available only on the single CE device, which has a  $\overline{ZZ}$  (Deep Sleep

Mode) input pin.

In this mode of operation, the internal refresh is turned off and all data integrity of the array is lost. Deep Sleep is entered by bringing  $\overline{ZZ}$  low. The device will remain in this mode as long as  $\overline{ZZ}$  remains low. Timings are defined to enter and exit the deep sleep mode of operation.


### FIGURE 8: Deep Sleep Mode - Entry/Exit Timings





**Table 10: Deep Sleep Timings and Current** 

Item	Symbol	Min	Max	Unit
Chip (CE, UB/LB) deselect to ZZ low	t <sub>cdzz</sub>	0		ns
Deep Sleep Mode	t <sub>zzmin</sub>	10		us
Deep Sleep Recovery	t <sub>r</sub>	200		us
Deep Sleep Current	I <sub>ZZ</sub>		10	uA

### FIGURE 9: BALL GRID ARRAY PACKAGING







**TOP VIEW** 

- 1. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER. PARALLEL TO PRIMARY Z.
- 2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 3. A1 BALL PAD CORNER I.D. TO BE MARKED BY INK.

**TABLE 11: Dimensions (mm)** 

D	Е		e = 0.75						e = 0.75 BALL MATRIX			
	<u> </u>	SD	SD SE J K									
6±0.10	8±0.10	0.375	0.375									

### **TABLE 12: Revision History**

Revision	Date	Change Description
А	5/15/2002	Initial 8Mb datasheet

© 2002 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this datasheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this datasheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments