

# NLG4143

## CLOCK RECOVERY CIRCUIT

The NLG4143 is an ultra-fast Clock Recovery Circuit.

This IC regenerates a clock signal (9.95328 GHz) from an NRZ data input signal (9.95328 Gb/s) using an external band-pass filter .

Designed with LSCFL (Low-power Source Coupled FET Logic) , it uses SCFL I/O levels ( $V_H$  : 0.0 V,  $V_L$  : - 0.9 V) .

Owing to built-in 50-ohm termination resistor between data input pin and ground (GND) , external termination resistor is unnecessary for impedance matching.

The NLG4143 is fabricated using the 0.15- $\mu\text{m}$  gate length A-SAINT (Advanced Self-Aligned Implantation for  $N^+$  layer Technology) process .

### FEATURES

Ultra-high speed : Input data bit rate  
output rise time  
output fall time


$f_d$  : 9.95328 Gb/s  
 $t_r$  = 20 ps (20-80 %) [TYP.]  
 $t_f$  = 20 ps (20-80 %) [TYP.]

High Reliability : hermetically-sealed package


### APPLICATIONS

- Clock recovery
- Frequency doubler

### FUNCTIONAL DIAGRAM



### TIMING CHART



## PIN CONNECTION TABLE

PIN No.	NAME	FUNCTION	PIN No.	NAME	FUNCTION
1	NC	No Internal Connection	15	NC	No Internal Connection
2	GND	Ground ( 0.0 V )	16	GND	Ground ( 0.0 V )
3	Din	Data Input	17	$\overline{Q}$	Signal Output ( Comp. )
4	GND	Ground ( 0.0 V )	18	GND	Ground ( 0.0 V )
5	NC	No Internal Connection	19	Q	Signal Output ( True )
6	GND	Ground ( 0.0 V )	20	GND	Ground ( 0.0 V )
7	NC	No Internal Connection	21	NC	No Internal Connection
8	NC	No Internal Connection	22	Vcs0	Duty Adjust. <sup>(2)</sup>
9	GND	Ground ( 0.0 V )	23	GND	Ground ( 0.0 V )
10	Vss	Power Supply ( - 3.5 V )	24	Vss	Power Supply ( - 3.5 V )
11	GND	Ground ( 0.0 V )	25	GND	Ground ( 0.0 V )
12	Vss	Power Supply ( - 3.5 V )	26	Vss	Power Supply ( - 3.5 V )
13	GND	Ground ( 0.0 V )	27	GND	Ground ( 0.0 V )
14	Vcs1	Duty Adjust. <sup>(3)</sup>	28	Vref	Data Input Ref. <sup>(1)</sup>

## Notes


- ( 1 ) Vref: Internally generated reference voltage that determines the data input threshold level.  
By applying - 0.75 V to - 0.2 V externally to this pin, an arbitrary data input threshold voltage can be established.
- ( 2 ) Vcs0: Duty decrease adjustment pin. A duty of data output can be decreased by applying from Vss + 0.30 V to Vss + 0.60 V at Vcs0 while applying Vss + 0.60 V at Vcs1.  
See sample duty adjust characteristics( page 7,8 ) .
- ( 3 ) Vcs1: Duty adjustment pin. Vcs1 is applying Vss + 0.60 V .  
See sample implementation( page 9 ) .

## —ATTENTION—

Please pay attention not to touch the Vcs0 and Vcs1 pins to the GND or the other pins while applying the Vss voltage, otherwise the IC would be damaged.

- ( 4 ) Terminate unused output pins in 50-ohms.

CONNECTION DIAGRAM ( TOP VIEW )



## ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING
V <sub>SS</sub>	Power Supply Voltage	+ 0.5 V ~ - 4.0 V
V <sub>in</sub>	Applied Voltage at Data Input ( D <sub>in</sub> )	+ 0.3 V ~ - 1.6 V
V <sub>out</sub>	Applied Voltage at Data Outputs ( Q, $\bar{Q}$ )	+ 0.2 V ~ - 1.75 V
V <sub>ref</sub>	Applied Voltage at V <sub>ref</sub> pin	+ 0.3 V ~ - 1.6 V
V <sub>CS0</sub> , V <sub>CS1</sub>	Applied Voltage at V <sub>CS0</sub> and V <sub>CS1</sub> pins under Bias	V <sub>SS</sub> + 0.7 V ~ V <sub>SS</sub>
T <sub>stor</sub>	Storage Temperature	- 60 °C ~ + 150 °C
T <sub>c</sub> (1)	Case Temperature under Bias	- 60 °C ~ + 125 °C

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
V <sub>SS</sub>	Power Supply Voltage	- 3.75	- 3.5	- 3.4	V
V <sub>ref</sub>	Data Input Reference Voltage	Adjust in the range from - 0.75 V to - 0.20 V			V
V <sub>CS0</sub>	Applied Voltage to decrease duty at V <sub>CS0</sub> pins	Adjust in the range from V <sub>CS0</sub> = V <sub>SS</sub> + 0.30 V to V <sub>SS</sub> + 0.60 V			V
V <sub>CS1</sub>	Applied Voltage to duty at V <sub>CS1</sub> pins	Apply voltage at V <sub>CS1</sub> = V <sub>SS</sub> + 0.60 V			V
V <sub>in</sub>	Data Input Interface ( D <sub>in</sub> )	DC Coupling ( See DC Characteristics )			—
V <sub>out</sub>	Data Output Interface ( Q, $\bar{Q}$ )	DC Coupling ( See DC Characteristics ) or AC Coupling ( See AC Characteristics ), Terminate to GND through 50Ω			—
MR	Input Data Mark Ratio	1/2			—

## DC CHARACTERISTICS

( V<sub>SS</sub> = - 3.75 V ~ - 3.40 V, GND = 0.0 V, V<sub>CS0</sub>, V<sub>CS1</sub> : OPEN, T<sub>c</sub> = 0 ~ 85 °C (1) )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
V <sub>OH</sub>	Output Voltage, High ( Q, $\bar{Q}$ )	- 0.1	0.0		V
V <sub>OL</sub>	Output Voltage, Low ( Q, $\bar{Q}$ )		- 0.9	- 0.85	V
V <sub>IH</sub>	Input Voltage, High ( D <sub>in</sub> )	- 0.2	0.0		V
V <sub>IL</sub>	Input Voltage, Low ( D <sub>in</sub> )		- 0.9	- 0.75	V
I <sub>SS</sub>	Power Supply Current		500	800	mA (2)

## Notes

(1) T<sub>c</sub> : temperature at package base.

(2) Includes load current. Excludes current through input termination resistors, all of which have 50-ohm resistors.


## AC CHARACTERISTICS

(  $V_{SS} = -3.75\text{ V} \sim -3.40\text{ V}$ ,  $GND = 0.0\text{ V}$ ,  $T_c = 0 \sim 85\text{ }^{\circ}\text{C}$ ,  $V_{ref}$  : Adjust in the range from  $-0.75\text{ V}$  to  $-0.2\text{ V}$ ,  $V_{CS0}$ ,  $V_{CS1}$  : Adjust in the range from open circuit voltage to  $V_{SS} + 0.3\text{ V}$ ,  $PN = 31$ ,  $MR = 1/2$  )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
$f_d$	Input Data Bit Rate		9.95328		Gb/s
$V_{OH}$	Output Voltage, High (Q)	-0.25	-0.15		V (1), (2)
	Output Voltage, High ( $\bar{Q}$ )	-0.15	-0.05		V (1), (2)
$V_{OL}$	Output Voltage, Low (Q)		-1.05	-0.75	V (1), (2)
	Output Voltage, Low ( $\bar{Q}$ )		-0.95	-0.75	V (1), (2)
$V_{amp}$	Output Voltage Amplitude (Q, $\bar{Q}$ )	0.7	0.8		V <sub>p-p</sub> (1), (3)
$t_r$	Output Rise Time (Q, $\bar{Q}$ , 20-80%)		20	35	ps (1), (2)
$t_f$	Output Fall Time (Q, $\bar{Q}$ , 20-80%)		20	30	ps (1), (2)
DUTY	Duty Cycle (Q)	45	55	70	% (1), (2)
	Duty Cycle ( $\bar{Q}$ )	40	55	65	% (1), (2)

Notes

(1)  $t_r$ ,  $t_f$ ,  $V_{amp}$ , DUTY




(2) DC coupling 50  $\Omega$  to GND.

(3) AC coupling 50  $\Omega$  to GND.

Measured by using Picosecond Pulse Labs. DC block (Model 5501A)

## SAMPLE INPUT AND OUTPUT WAVEFORMS ( 9.95 Gb/s )

Measurement Conditions

$T_a = 25\text{ }^{\circ}\text{C}$

$V_{ss} = -3.5\text{ V}$

$V_{ref} = -0.51\text{ V}$



$V_{cs0} = V_{ss} + 0.30\text{ V}$



$V_{cs1} = V_{ss} + 0.60\text{ V}$

Signal outputs connected to the 50-ohm impedance pins of a sampling oscilloscope .

Results given here were obtained using the NEL test fixture.


## SAMPLE DUTY ADJUST CHARACTERISTICS (OUTPUT Q)



SAMPLE DUTY ADJUST CHARACTERISTICS (OUTPUT  $\bar{Q}$ ) $V_{SS} = -3.5 \text{ V}$  $T_c = 50^\circ\text{C}$ 



## SAMPLE IMPLEMENTATION




## Notes



- (1) Numbers represent pin numbers
- (2) Either AC coupling or DC coupling can be used for all outputs ( $Q$ ,  $\bar{Q}$ ).

Although not shown here, in place of the above variable resistor, the Vref pin can be connected directly to an external power supply. In this case, apply approximately -0.5 V.

SAMPLE IMPLEMENTATION  
FOR CLOCK RECOVERY FUNCTION



## SAMPLE MOUNTING



 :solder

Caution : The package base should be connected to the ground.

Technical drawing of a rectangular component, likely a connector or module, showing top and side views with dimensions in millimeters.

**Top View Dimensions:**

- Overall width:  $9.30 \pm 0.15$
- Overall height:  $9.30 \pm 0.15$
- Pin pitch (horizontal):  $2.2 \text{ MIN.}$
- Pin pitch (vertical):  $2.2 \text{ MIN.}$
- Pin width (horizontal):  $0.90 \pm 0.05$ ,  $0.50 \pm 0.05$ ,  $0.30 \pm 0.05$
- Pin width (vertical):  $0.90 \pm 0.05$ ,  $0.50 \pm 0.05$ ,  $0.30 \pm 0.05$
- Pin length (horizontal):  $1.95 \pm 0.15$
- Pin length (vertical):  $1.95 \pm 0.15$
- Mark: A small circle on the left side.

**Side View Dimensions:**

- Overall width:  $8.70 \pm 0.05$
- Overall height:  $2.35 \pm 0.15$
- Pin height:  $0.50 \pm 0.05$
- Pin width:  $0.10 \pm 0.05$
- Pin length:  $0.80 \pm 0.15$
- Pin width (bottom):  $0.125 \pm 0.05$
- Pin width (bottom):  $(0.85)$

## HANDLING INSTRUCTIONS

Since the NLG4143 is fabricated with GaAs MESFET's (Metal Semiconductor Field Effect Transistors), users are recommended to follow the instructions below to prevent damage to the chip from electro-static discharge.

### (1) Power Supply Sequence

The following power supply sequence is recommended.

- 1) Set supply voltages  $V_{ss}$ ,  $V_{ref}$ ,  $V_{cs0}$ ,  $V_{cs1}$  and GND to 0 V.
- 2) Apply  $V_{ref}$  and  $V_{ss}$ .
- 3) Apply  $V_{cs0}$  and  $V_{cs1}$ .

RF signal is recommended to be applied while power supplying and biasing.

### (2) Handling Precautions

- 1) Use a conductive working desk connected to the ground (or, a conductive table top connected to the ground).
- 2) Require all handling personnel to wear a conductive bracelet or wrist-strap connected to the ground through a 1 M-ohm resistors.
- 3) Ground all test equipment.
- 4) Ground all soldering iron tips.
- 5) Store IC's and other devices such as chip capacitors in their conductive carriers until they are soldered.

NEL

NLG4143

MEMO

## Caution

1. In order to improve products and technology, specifications are subject to change without notice.
2. When using the products, be sure the latest information and specifications are used.
3. Circuit drawings etc. shall be provided for the purpose of information only on application examples not for actual installation of equipment. NTT Electronics Corp. shall not assume any liability for damage that may result from the use of these circuit drawings etc. NTT Electronics Corp. shall not assent to or guarantee any rights of execution for patent rights of the third parties and other rights that may be raised for use of these circuit drawings.
4. To make a design, the products shall be used within the assured ranges with respect to maximum ratings, voltage, and radiation. NTT Electronics Corp. shall not take any responsibility for damage caused by neglecting the assured values or improper usage.
5. Though NTT Electronics Corp. makes every effort to improve quality and reliability, there is a risk that failure or malfunction may occur in semiconductors. It is therefore necessary that the purchasers should take responsibility for making a design that allows the products to operate safely on equipment and systems without any direct threat to the human body and/or property, should such failures or malfunction occur.
6. NTT Electronics Corp.'s semiconductor device products are designed to be used with multimedia networks communication equipment and related measuring equipment. They have not been developed for such equipment that may affect people's lives. Those who intend to use the products for special purposes that may affect human life as a result of failure or malfunction in the equipment using the products or that require extremely high reliability (e.g. life support, aircraft and space rockets, control in nuclear power facilities, submarine relays, control of operations, etc.) shall contact NTT Electronics Corp. before using the products. NTT Electronics Corp. shall not assume any liability for damage that may occur during operation of the products without prior consultation.
7. The product is controlled under the 'Foreign Exchange and Foreign Trade Law'. In the case of exporting this product, it is requested that you take necessary procedures to obtain prior approval from the Minister of Economy, Trade and Industry.
8. The product uses GaAs (gallium arsenide). GaAs powder and vapor are dangerous for humans. Do not break, cut, crush or chemically destroy the products. To dispose of the products, follow the relevant regulations and laws; do not mix with general industrial waste and domestic garbage.
9. Any questions should be directed to the Sales Department of NTT Electronics Corp.

# NTT Electronics Corporation

1841 - 12 - 1, Tsuruma, Machida - shi,

Tokyo, 194-0004, Japan

Tel : + 81 - 42 - 799 - 8537

Fax : + 81 - 42 - 799 - 8534