

NLG4131

2 : 1 MUX

The NLG4131 is an ultra-fast 2:1 Multiplexer . Its operative output data speed range is from 8.0 to 11.3 Gb/s [T_c = 25 °C , TYP.] .

Designed with LSCFL (Low-power Source Coupled FET Logic) , it uses SCFL I/O levels (V_H : 0.0 V, V_L : - 0.9 V) .

Owing to built-in 50-ohm termination resistors between signal input pins and ground (GND) , external termination resistors are unnecessary for impedance matching .

The NLG4131 is fabricated using the 0.15- μ m gate length A-SAINT (Advanced Self-Aligned Implantation for N⁺ layer Technology) process .

FEATURES


Ultra-high speed : minimum clock frequency f_{MIN} : 8.0 GHz [T_c = 25 °C , TYP.]
 maximum clock frequency f_{MAX} : 11.3 GHz [T_c = 25 °C , TYP.]
 output rise time tr = 35 ps (20-80%) [T_c = 25 °C , TYP.]
 output fall time tf = 30 ps (20-80%) [T_c = 25 °C , TYP.]

High Reliability : hermetically-sealed package


APPLICATIONS

- 2:1 Multiplexer
- Basic circuit for multi-bit multiplexer

FUNCTIONAL DIAGRAM



TIMING CHART



PIN CONNECTION TABLE

PIN No.	NAME	FUNCTION	PIN No.	NAME	FUNCTION
1	Vref0	Data Input Ref. ⁽¹⁾	15	N.C.	No Internal Connection
2	GND	Ground (0.0V)	16	GND	Ground (0.0V)
3	C2out	1/2 Clock Output (True)	17	Q	Data Output (True)
4	GND	Ground (0.0V)	18	GND	Ground (0.0V)
5	$\overline{\text{C2out}}$	1/2 Clock Output (Comp.)	19	$\overline{\text{Q}}$	Data Output (Comp.)
6	GND	Ground (0.0V)	20	GND	Ground (0.0V)
7	Vcsout	Output Swing Adjust ⁽²⁾	21	N.C.	No Internal Connection
8	Vss	Power Supply (-3.5V)	22	Vss	Power Supply (-3.5V)
9	GND	Ground (0.0V)	23	GND	Ground (0.0V)
10	CK	Clock Input	24	D0	Data input 0
11	GND	Ground (0.0V)	25	GND	Ground (0.0V)
12	Vref1	Clock Input Ref. ⁽¹⁾	26	D1	Data Input 1
13	GND	Ground (0.0V)	27	GND	Ground (0.0V)
14	Vss	Power Supply (-3.5V)	28	Vss	Power Supply (-3.5V)

Notes

(1) Vref0, Vref1 : Internally generated reference voltage that determines the signal input threshold level. By applying - 0.75 V to - 0.2 V externally to this pin, an arbitrary signal input threshold voltage can be established.


(2) Vcsout : Output swing adjustment pin. Generally left unconnected.
To decrease the output swing, connect a resistor between Vcsout pin and Vss pin as shown in sample implementation (See page 12). Output swing can not be increased.

ATTENTION

Please pay attention not to touch the Vcsout pin to the GND or the other pins while applying the Vss voltage, otherwise the IC would be damaged.

(3) Terminate unused output pins in 50 ohm.

CONNECTION DIAGRAM (TOP VIEW)



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING
V _{SS}	Power Supply Voltage	0.0 V ~ - 4.0 V
V _{IN}	Applied Voltage at Signal Inputs (D ₀ , D ₁ , CK)	+ 0.3 V ~ - 1.6 V
V _{out}	Applied Voltage at Signal Outputs (Q, $\overline{Q}$, C _{2out} , $\overline{C2out}$)	+ 0.2 V ~ - 1.75 V
V _{csout}	Applied Voltage at V _{csout} pin	Open Circuit Voltage ~ V _{SS}
V _{ref0} , V _{ref1}	Applied Voltage at V _{ref0} and V _{ref1} pin	+ 0.3 V ~ - 1.6 V
T _{stor}	Storage Temperature	- 60 °C ~ + 150 °C
T _c ⁽¹⁾	Case Temperature under Bias	- 60 °C ~ + 125 °C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
V _{SS}	Power Supply	- 3.4	- 3.5	- 3.75	V
V _{ref0}	Data Input Reference	- 0.2	- 0.5	- 0.75	V
V _{ref1}	Clock Input Reference	- 0.2	- 0.5	- 0.75	V
V _{csout}	Output Swing Adjust	Normally Open			V

DC CHARACTERISTICS

(V_{SS} = - 3.4 V ~ - 3.75 V. GND = 0.0 V. T_c = 0 ~ 85 °C⁽¹⁾)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
V _{OH}	Output Voltage, High	- 0.1	0.0		V
V _{OL}	Output Voltage, Low		- 0.9	- 0.85	V
V _{IH}	Input Voltage, High	- 0.2	0.0		V
V _{IL}	Input Voltage, Low		- 0.9	- 0.75	V
I _{SS}	Power Supply Current		650	910	mA
P _d	Power Dissipation		2.3	3.4	W

(2)

(2)

Notes

(1) T_c : Temperature at package base.

(2) : Includes load current. Excludes current through input termination resistors, all of which have a value of 50 - ohms.

AC CHARACTERISTICS


($V_{SS} = -3.5\text{ V}$, $GND = 0.0\text{ V}$, $V_{ref0} = -0.2 \sim -0.75\text{ V}$, $V_{ref1} = -0.2 \sim -0.75\text{ V}$)

SYMBOL	PARAMETER	Tc=0°C			Tc=25°C			Tc=85°C			UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
f _{MIN}	Minimum Clock Frequency		8.1	9.5		8.0	9.4		7.7	9.1	GHz
f _{MAX}	Maximum Clock Frequency	11.2	11.7		10.8	11.3		10.3	10.8		GHz
t _r (Q, $\bar{Q}$)	Output Rise Time (20-80%)		35	50		35	50		40	55	ps
t _f (Q, $\bar{Q}$)	Output Fall Time (20-80%)		25	40		30	45		35	50	ps
t _r ($\frac{C_{2out}}{C_{2out}}$)	Output Rise Time (20-80%)		40	60		45	65		50	70	ps
t _f ($\frac{C_{2out}}{C_{2out}}$)	Output Fall Time (20-80%)		35	55		35	55		40	60	ps
t _{dLH}	Output Rise Delay (CK-Q, $\bar{Q}$)	210	245	280	210	245	280	215	250	285	ps
t _{dHL}	Output Fall Delay (CK-Q, $\bar{Q}$)	215	250	285	215	250	285	220	255	290	ps
t _{cLH}	Output Rise Delay (CK-C _{2out} , $\bar{C}_{2out}$)	200	235	270	200	235	270	205	240	275	ps
t _{cHL}	Output Fall Delay (CK-C _{2out} , $\bar{C}_{2out}$)	200	235	270	200	235	270	205	240	275	ps
t _{sd}	Minimum Setup Time (D _{n⁽¹⁾} - CK)		-90	-50		-90	-50		-95	-55	ps
t _{hd}	Minimum Hold Time (CK - D _{n⁽¹⁾})		115	175		115	175		125	185	ps

Note


(1) D_n : n = 0, 1

TIMING CHART (INCLUDING DELAY TIMES)



(In the figure above, t_{sd} and t_{sh} are the minimum setup and hold times as defined on the previous page ;
 t_{sd} and t_{sh} are the corresponding user setup and hold times.)

INPUT AND OUTPUT WAVEFORMS AT 10 Gb/s

Measurement Conditions

$V_{ss} = -3.5\text{ V}$, $V_{ref0} = -0.50\text{ V}$, $V_{ref1} = -0.50\text{ V}$, $V_{csout} : \text{Open}$.

D0 : 5 Gb/s pseudo-random pattern having a word length of $2^{23} - 1$ bits.


D1 : 5 Gb/s pseudo-random pattern having a word length of $2^{23} - 1$ bits.

CK : 10 GHz signal.

Signal outputs connected to the 50-ohm impedance pin of a sampling oscilloscope.

Results given here were obtained using the NEL test fixture.


SAMPLE AC CHARACTERISTICS



----- : $T_c = 0^\circ\text{C}$
 ----- : $T_c = 25^\circ\text{C}$
 -.-.-.- : $T_c = 85^\circ\text{C}$

Measurement Conditions

D0 = -0.75 V
 D1 = -0.2 V
 CK : $V_{IH} = -0.2\text{ V}$
 and $V_{IL} = -0.75\text{ V}$
 Vref0 : Open
 Vref1 : Open
 Vcsout : Open
 Results given here were obtained
 using the NEL test fixture.




----- : $V_{SS} = -3.4\text{ V}$
 ----- : $V_{SS} = -3.5\text{ V}$
 -.-.-.- : $V_{SS} = -3.75\text{ V}$

Measurement Conditions

D0 = -0.75 V
 D1 = -0.2 V
 CK : $V_{IH} = -0.2\text{ V}$
 and $V_{IL} = -0.75\text{ V}$
 Vref0 : Open
 Vref1 : Open
 Vcsout : Open
 Results given here were obtained
 using the NEL test fixture.

SAMPLE AC CHARACTERISTICS




----- : $T_c = 0^\circ\text{C}$
 ----- : $T_c = 25^\circ\text{C}$
 -.-.-.- : $T_c = 85^\circ\text{C}$

Measurement Conditions

D0 = -0.75 V
 D1 = -0.2 V
 CK : $V_{IH} = -0.2\text{ V}$
 and $V_{IL} = -0.75\text{ V}$
 Vref0 : Open
 Vref1 : Open
 Vcsout : Open

Results given here were obtained
 using the NEL test fixture.




----- : $V_{SS} = -3.4\text{ V}$
 ----- : $V_{SS} = -3.5\text{ V}$
 -.-.-.- : $V_{SS} = -3.75\text{ V}$

Measurement Conditions

D0 = -0.75 V
 D1 = -0.2 V
 CK : $V_{IH} = -0.2\text{ V}$
 and $V_{IL} = -0.75\text{ V}$
 Vref0 : Open
 Vref1 : Open
 Vcsout : Open

Results given here were obtained
 using the NEL test fixture.

SAMPLE INPUT DECISION MARGIN

Measurement Conditions

D0, D1 : 5 Gb/s a pseudo-random pattern having a word length of $2^{23}-1$ bits.

$V_{IH} = -0.1\text{ V}$, $V_{IL} = -0.85\text{ V}$

CK : 10 GHz $V_{IH} = -0.1\text{ V}$, $V_{IL} = -0.85\text{ V}$

$V_{ss} = -3.50\text{ V}$

$V_{ref1} = -0.57\text{ V}$

V_{csout} : Open


$\bar{Q}$: connected to an error detector (less than 1.0×10^{-9}) .

Q : terminated in 50 ohm.

Result given here were obtained using the NEL test fixture.



SAMPLE IMPLEMENTATION

Note : Numbers represent pin numbers



Although not shown here, in place of the above variable resistor, the V_{ref0} and V_{ref1} pins can be connected directly to an external power supply. In this case, apply approximately $-0.5V$.



SAMPLE MOUNTING



 : conducting epoxy adhesive

 : solder

MOUNTING PARTS (unit : mm)

Printed Circuited Board

material : glass epoxy base coated
on both sides with a layer of metal and solder
(copper foil thickness : $18\mu\text{m}$
solder thickness : $40\sim70\mu\text{m}$)

Solder



Sn : 60%, $\Phi 0.6\text{mm}$
(melting point : 190°C)

Screws for attaching the printed circuit board to the heat sinking board

4 M2 $\times$ 8, cross-type small screws

Spring washers

4 M2 spring washers

Heat Sinking Board

material : aluminum board

Conducting epoxy adhesive


Sumitomo bakelite CRM-1061

Nuts

4 M2 hex nuts


MOUNTING PROCEDURE

①




Temporarily fasten the printed circuit board to the heat sinking board with the screws.

②




Insert the IC package into the center part of the printed circuit board. Solder the GND pins to the printed circuit board.

③




Unfasten the printed circuit board from the heat sinking board. Thinly paint the entire bottom surfaces of the printed circuit board and the IC with the conducting epoxy adhesive. Make sure that silver paste is not applied to the region between the printed circuit board and the IC.

④




Again fasten the printed circuit board to the heat sinking board with the screws. Bake the fixture in an oven for 60 minutes at 150°C (120°C~170°C) .

⑤




Take the fixture out of the oven. After the IC has cooled, solder the FCC to the input/output pins.

⑥




As the final step, solder the chip capacitors, chip resistors, etc., to the DC pins.

TB 28 - PIN PACKAGE DIMENSION (mm)



MAXIMUM TEMPERATURE AND TIME UNDER ASSEMBLING PROCESS

In assembling process, following maximum limited temperature and time condition should be kept.



Maximum limited time vs. temperature

OPERATING AND HANDLING INSTRUCTIONS

Since the NEL ICs are fabricated with GaAs MESFET's (MEtal Semiconductor Field Effect Transistors), users are recommended to follow the instructions below to prevent damage to the chip from electro - statics discharge.

(1) Power Supply Sequence

The following power supply sequence is recommended.

- 1) Set supply voltage V_{SS} , V_{ref0} , V_{ref1} and GND to 0V.
- 2) Apply V_{ref0} .
- 3) Apply V_{ref1} .
- 4) Apply V_{SS} .

RF signals are recommended to be applied while power supplying and biasing.

(2) Handling precautions

- 1) Use a conductive working desk connected to ground (or, a conductive table top connected to ground).
- 2) Require all handling personnel to wear a conductive bracelet or wrist - strap connected to ground through a 1 M - ohm resistor.
- 3) Ground all test equipment.
- 4) Ground all soldering iron tips.
- 5) Store IC's and other devices such as chip capacitors in their conductive carriers until they are soldered.