

128 X RGB Segment, 82-common 256-Color STN LCD DRIVER

■ GENERAL DESCRIPTION

The **NJU6821** is a 128 x RGB segment, 82-common 256-color STN LCD driver consists of 384(128xRGB)-segment and 82-common drivers, serial and parallel MPU interface circuits, internal power supply circuits, color palettes and 81,920-bit for graphic and 2,048-bit for icon display data RAM.

Each of the 128-RGB segment drivers output 8-(for R and G) and 4-(for B) gradation levels out of 32-gradation level of color palette.

Since the **NJU6821** provides a low operating voltage of 1.7V and low operating current, it is ideally suited for battery-powered handheld applications.

In addition, it is possible to drive up to 164 x 128 pixels LCD panel when use two of **NJU6821** as a master and slave LSIs.


■ PACKAGE OUTLINE



NJU6821CJ

■ FEATURES

- 256-color STN LCD driver
- LCD drivers 128 x 3(RGB) segments, 4 x 3(RGB) dummy segments, 80 and 2-icon commons
- Display data RAM (DDRAM) 81,920-bit for graphic display
2,048-bit for icon display
- Color display mode 8-(R and G) or 4-(B) gradation levels out of 32-gradation level of color palette
- Black & white display mode 82 x 384 pixels in B&W display
- 8/16bit Parallel interface direct connection to 68/80 series MPU
- Programmable 8- or 16-bit data bus length for display data
- Serial interface 3-/4-line
- Programmable duty and bias ratios
- Programmable internal voltage booster (7x maximum)
- Programmable contrast control using 128-step EVR
- Various instructions
Display data read/write, Display ON/OFF, Reverse display ON/OFF, All pixels ON/OFF, column address, row address, N-line inversion, Initial display line, Initial COM line, Read-modify-write, Gradation mode control, Increment control, Data bus length, Discharge ON/OFF, Duty cycle ratio, LCD bias ratio, Boost level, EVR control, Power save ON/OFF, etc
- Low operating current
- Low logic supply voltage 1.7V to 3.3V
- LCD driving supply voltage 5.0V to 18.0V
- C-MOS process
- Package Bumped chip / TCP/COF



Note2) The DMV PADs are electrically open


Chip Center	:X= 0μm, Y= 0μm
Chip Size	:19.91mm x 2.55mm
Chip Thickness	:625μm ± 25μm
Bump Size	:100μm x 32μm
Bump Pitch	:50μm(Min)
Bump Height	:14.0~22.5μm (Typical 18μm) <tolerance : ±3μm >
Bump Material	:Au


Alignment marks

a: $30\mu\text{m}$
b: $6\mu\text{m}$
c: $120\mu\text{m}$
d: $27\mu\text{m}$

Alignment mark coordinates

X=-9732μm, Y=-1052μm
X= 9732μm, Y=-1052μm






PAD size

V_{SSA}, V_{SS}, V_{DD}, V_{SSH}, V_{EE}, V_{OUT} PADS types

17to19, 21to23, 29to31, 37to39, 43to45, 77to79, 91to93,
109to111, 112to114, 140to142



■ PAD COORDINATES 1

Chip Size 19910μm x 2550μm (Chip Center 0μm x 0μm)

PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
1	DMY0(L)	-9625	-1068	52	D10	-2550	-1068	103	C4+(L)	6120	-1068
2	DMY0(R)	-9575	-1068	53	D11	-2380	-1068	104	C4+(R)	6290	-1068
3	COM67	-9525	-1068	54	D12	-2210	-1068	105	C4-(L)	6460	-1068
4	COM68	-9475	-1068	55	D13	-2040	-1068	106	C4-(R)	6630	-1068
5	COM69	-9425	-1068	56	D14	-1870	-1068	107	C5+(L)	6800	-1068
6	COM70	-9375	-1068	57	D15	-1700	-1068	108	C5+(R)	6970	-1068
7	COM71	-9325	-1068	58	VSS(L)	-1472	-1068	109	C5-(L)	7140	-1068
8	COM72	-9275	-1068	59	VSS(C)	-1340	-1068	110	C5-(R)	7310	-1068
9	COM73	-9225	-1068	60	VSS(R)	-1190	-1068	111	C6+(L)	7480	-1068
10	COM74	-9175	-1068	61	CL	-1020	-1068	112	C6+(R)	7650	-1068
11	COM75	-9125	-1068	62	FLM	-850	-1068	113	C6-(L)	7820	-1068
12	COM76	-9075	-1068	63	FR	-680	-1068	114	C6-(R)	7990	-1068
13	COM77	-9025	-1068	64	CLK	-510	-1068	115	VLCD(L)	8160	-1068
14	COM78	-8975	-1068	65	OSC1	-340	-1068	116	VLCD(R)	8330	-1068
15	COM79	-8925	-1068	66	OSC2	-107	-1068	117	VOUT(L)	8500	-1068
16	COM11	-8875	-1068	67	VSSH(L)	74	-1068	118	VOUT(R)	8670	-1068
17	VSSA(L)	-8670	-1068	68	VSSH(C)	196	-1068	119	COM39	8875	-1068
18	VSSA(C)	-8500	-1068	69	VSSH(R)	318	-1068	120	COM38	8925	-1068
19	VSSA(R)	-8330	-1068	70	VLCD(L)	510	-1068	121	COM37	8975	-1068
20	TEST	-8171	-1068	71	VLCD(R)	680	-1068	122	COM36	9025	-1068
21	VDD(L)	-7990	-1068	72	V1(L)	850	-1068	123	COM35	9075	-1068
22	VDD(C)	-7820	-1068	73	V1(R)	1020	-1068	124	COM34	9125	-1068
23	VDD(R)	-7650	-1068	74	V2(L)	1190	-1068	125	COM33	9175	-1068
24	RES	-7480	-1068	75	V2(R)	1360	-1068	126	COM32	9225	-1068
25	CS	-7310	-1068	76	V3(L)	1530	-1068	127	COM31	9275	-1068
26	RS	-7140	-1068	77	V3(R)	1700	-1068	128	COM30	9325	-1068
27	VSS(L)	-6970	-1068	78	V4(L)	1870	-1068	129	COM29	9375	-1068
28	VSS(C)	-6800	-1068	79	V4(R)	2040	-1068	130	COM28	9425	-1068
29	VSS(R)	-6630	-1068	80	VREG(L)	2210	-1068	131	COM27	9475	-1068
30	M/S	-6448	-1068	81	VREG(R)	2380	-1068	132	COM26	9525	-1068
31	VDDA	-6290	-1068	82	VBA(L)	2550	-1068	133	DMY1(L)	9575	-1068
32	P/S	-6120	-1068	83	VBA(R)	2693	-1068	134	DMY1(R)	9625	-1068
33	SEL68	-5950	-1068	84	VREF	2879	-1068	135	DMY2(L)	9726	-900
34	VSSA(L)	-5780	-1068	85	VEE(L)	3060	-1068	136	DMY2(R)	9726	-850
35	VSSA(C)	-5610	-1068	86	VEE(C)	3230	-1068	137	COM25	9726	-800
36	VSSA(R)	-5440	-1068	87	VEE(R)	3400	-1068	138	COM24	9726	-750
37	WR	-5270	-1068	88	VSSH(L)	3570	-1068	139	COM23	9726	-700
38	RD	-5111	-1068	89	VSSH(C)	3740	-1068	140	COM22	9726	-650
39	VDD(L)	-4930	-1068	90	VSSH(R)	3910	-1068	141	COM21	9726	-600
40	VDD(C)	-4760	-1068	91	C1+(L)	4102	-1068	142	COM20	9726	-550
41	VDD(R)	-4590	-1068	92	C1+(R)	4250	-1068	143	COM19	9726	-500
42	D0/SCL	-4420	-1068	93	C1-(L)	4420	-1068	144	COM18	9726	-450
43	D1/SDA	-4250	-1068	94	C1-(R)	4590	-1068	145	COM17	9726	-400
44	D2/EXCS	-3995	-1068	95	C2+(L)	4760	-1068	146	COM16	9726	-350
45	D3/SMODE	-3740	-1068	96	C2+(R)	4930	-1068	147	COM15	9726	-300
46	D4/SPOL	-3570	-1068	97	C2-(L)	5100	-1068	148	COM14	9726	-250
47	D5	-3400	-1068	98	C2-(R)	5270	-1068	149	COM13	9726	-200
48	D6	-3230	-1068	99	C3+(L)	5440	-1068	150	COM12	9726	-150
49	D7	-3060	-1068	100	C3+(R)	5610	-1068	151	COM11	9726	-100
50	D8	-2890	-1068	101	C3-(L)	5780	-1068	152	COM10	9726	-50
51	D9	-2720	-1068	102	C3-(R)	5950	-1068	153	COM9	9726	0

■ PAD COORDINATES 2

Chip Size 19910μm x 2550μm (Chip Center 0μm x 0μm)

PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
154	COM8	9726	50	205	SEGB10	8025	1068	256	SEGB27	5475	1068
155	COM7	9726	100	206	SEGC10	7975	1068	257	SEGC27	5425	1068
156	COM6	9726	150	207	SEGA11	7925	1068	258	SEGA28	5375	1068
157	COM5	9726	200	208	SEGB11	7875	1068	259	SEGB28	5325	1068
158	COM4	9726	250	209	SEGC11	7825	1068	260	SEGC28	5275	1068
159	COM3	9726	300	210	SEGA12	7775	1068	261	SEGA29	5225	1068
160	COM2	9726	350	211	SEGB12	7725	1068	262	SEGB29	5175	1068
161	COM1	9726	400	212	SEGC12	7675	1068	263	SEGC29	5125	1068
162	COM0	9726	450	213	SEGA13	7625	1068	264	SEGA30	5075	1068
163	COMI0	9726	500	214	SEGB13	7575	1068	265	SEGB30	5025	1068
164	SEGSA0	9726	550	215	SEGC13	7525	1068	266	SEGC30	4975	1068
165	SEGSB0	9726	600	216	SEGA14	7475	1068	267	SEGA31	4925	1068
166	SEGSC0	9726	650	217	SEGB14	7425	1068	268	SEGB31	4875	1068
167	SEGSA1	9726	700	218	SEGC14	7375	1068	269	SEGC31	4825	1068
168	SEGSB1	9726	750	219	SEGA15	7325	1068	270	SEGA32	4775	1068
169	SEGSC1	9726	800	220	SEGB15	7275	1068	271	SEGB32	4725	1068
170	DMY3(L)	9726	850	221	SEGC15	7225	1068	272	SEGC32	4675	1068
171	DMY3(R)	9726	900	222	SEGA16	7175	1068	273	SEGA33	4625	1068
172	DMY4(L)	9675	1068	223	SEGB16	7125	1068	274	SEGB33	4575	1068
173	DMY4(R)	9625	1068	224	SEGC16	7075	1068	275	SEGC33	4525	1068
174	SEGA0	9575	1068	225	SEGA17	7025	1068	276	SEGA34	4475	1068
175	SEGB0	9525	1068	226	SEGB17	6975	1068	277	SEGB34	4425	1068
176	SEGC0	9475	1068	227	SEGC17	6925	1068	278	SEGC34	4375	1068
177	SEGA1	9425	1068	228	SEGA18	6875	1068	279	SEGA35	4325	1068
178	SEGB1	9375	1068	229	SEGB18	6825	1068	280	SEGB35	4275	1068
179	SEGC1	9325	1068	230	SEGC18	6775	1068	281	SEGC35	4225	1068
180	SEGA2	9275	1068	231	SEGA19	6725	1068	282	SEGA36	4175	1068
181	SEGB2	9225	1068	232	SEGB19	6675	1068	283	SEGB36	4125	1068
182	SEGC2	9175	1068	233	SEGC19	6625	1068	284	SEGC36	4075	1068
183	SEGA3	9125	1068	234	SEGA20	6575	1068	285	SEGA37	4025	1068
184	SEGB3	9075	1068	235	SEGB20	6525	1068	286	SEGB37	3975	1068
185	SEGC3	9025	1068	236	SEGC20	6475	1068	287	SEGC37	3925	1068
186	SEGA4	8975	1068	237	SEGA21	6425	1068	288	SEGA38	3875	1068
187	SEGB4	8925	1068	238	SEGB21	6375	1068	289	SEGB38	3825	1068
188	SEGC4	8875	1068	239	SEGC21	6325	1068	290	SEGC38	3775	1068
189	SEGA5	8825	1068	240	SEGA22	6275	1068	291	SEGA39	3725	1068
190	SEGB5	8775	1068	241	SEGB22	6225	1068	292	SEGB39	3675	1068
191	SEGC5	8725	1068	242	SEGC22	6175	1068	293	SEGC39	3625	1068
192	SEGA6	8675	1068	243	SEGA23	6125	1068	294	SEGA40	3575	1068
193	SEGB6	8625	1068	244	SEGB23	6075	1068	295	SEGB40	3525	1068
194	SEGC6	8575	1068	245	SEGC23	6025	1068	296	SEGC40	3475	1068
195	SEGA7	8525	1068	246	SEGA24	5975	1068	297	SEGA41	3425	1068
196	SEGB7	8475	1068	247	SEGB24	5925	1068	298	SEGB41	3375	1068
197	SEGC7	8425	1068	248	SEGC24	5875	1068	299	SEGC41	3325	1068
198	SEGA8	8375	1068	249	SEGA25	5825	1068	300	SEGA42	3275	1068
199	SEGB8	8325	1068	250	SEGB25	5775	1068	301	SEGB42	3225	1068
200	SEGC8	8275	1068	251	SEGC25	5725	1068	302	SEGC42	3175	1068
201	SEGA9	8225	1068	252	SEGA26	5675	1068	303	SEGA43	3125	1068
202	SEGB9	8175	1068	253	SEGB26	5625	1068	304	SEGB43	3075	1068
203	SEGC9	8125	1068	254	SEGC26	5575	1068	305	SEGC43	3025	1068
204	SEGA10	8075	1068	255	SEGA27	5525	1068	306	SEGA44	2975	1068

■ PAD COORDINATES 3

Chip Size 19910μm x 2550μm (Chip Center 0μm x 0μm)


PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
307	SEGB44	2925	1068	358	SEGB61	375	1068	409	SEGB78	-2175	1068
308	SEGC44	2875	1068	359	SEGC61	325	1068	410	SEGC78	-2225	1068
309	SEGA45	2825	1068	360	SEGA62	275	1068	411	SEGA79	-2275	1068
310	SEGB45	2775	1068	361	SEGB62	225	1068	412	SEGB79	-2325	1068
311	SEGC45	2725	1068	362	SEGC62	175	1068	413	SEGC79	-2375	1068
312	SEGA46	2675	1068	363	SEGA63	125	1068	414	SEGA80	-2425	1068
313	SEGB46	2625	1068	364	SEGB63	75	1068	415	SEGB80	-2475	1068
314	SEGC46	2575	1068	365	SEGC63	25	1068	416	SEGC80	-2525	1068
315	SEGA47	2525	1068	366	SEGA64	-25	1068	417	SEGA81	-2575	1068
316	SEGB47	2475	1068	367	SEGB64	-75	1068	418	SEGB81	-2625	1068
317	SEGC47	2425	1068	368	SEGC64	-125	1068	419	SEGC81	-2675	1068
318	SEGA48	2375	1068	369	SEGA65	-175	1068	420	SEGA82	-2725	1068
319	SEGB48	2325	1068	370	SEGB65	-225	1068	421	SEGB82	-2775	1068
320	SEGC48	2275	1068	371	SEGC65	-275	1068	422	SEGC82	-2825	1068
321	SEGA49	2225	1068	372	SEGA66	-325	1068	423	SEGA83	-2875	1068
322	SEGB49	2175	1068	373	SEGB66	-375	1068	424	SEGB83	-2925	1068
323	SEGC49	2125	1068	374	SEGC66	-425	1068	425	SEGC83	-2975	1068
324	SEGA50	2075	1068	375	SEGA67	-475	1068	426	SEGA84	-3025	1068
325	SEGB50	2025	1068	376	SEGB67	-525	1068	427	SEGB84	-3075	1068
326	SEGC50	1975	1068	377	SEGC67	-575	1068	428	SEGC84	-3125	1068
327	SEGA51	1925	1068	378	SEGA68	-625	1068	429	SEGA85	-3175	1068
328	SEGB51	1875	1068	379	SEGB68	-675	1068	430	SEGB85	-3225	1068
329	SEGC51	1825	1068	380	SEGC68	-725	1068	431	SEGC85	-3275	1068
330	SEGA52	1775	1068	381	SEGA69	-775	1068	432	SEGA86	-3325	1068
331	SEGB52	1725	1068	382	SEGB69	-825	1068	433	SEGB86	-3375	1068
332	SEGC52	1675	1068	383	SEGC69	-875	1068	434	SEGC86	-3425	1068
333	SEGA53	1625	1068	384	SEGA70	-925	1068	435	SEGA87	-3475	1068
334	SEGB53	1575	1068	385	SEGB70	-975	1068	436	SEGB87	-3525	1068
335	SEGC53	1525	1068	386	SEGC70	-1025	1068	437	SEGC87	-3575	1068
336	SEGA54	1475	1068	387	SEGA71	-1075	1068	438	SEGA88	-3625	1068
337	SEGB54	1425	1068	388	SEGB71	-1125	1068	439	SEGB88	-3675	1068
338	SEGC54	1375	1068	389	SEGC71	-1175	1068	440	SEGC88	-3725	1068
339	SEGA55	1325	1068	390	SEGA72	-1225	1068	441	SEGA89	-3775	1068
340	SEGB55	1275	1068	391	SEGB72	-1275	1068	442	SEGB89	-3825	1068
341	SEGC55	1225	1068	392	SEGC72	-1325	1068	443	SEGC89	-3875	1068
342	SEGA56	1175	1068	393	SEGA73	-1375	1068	444	SEGA90	-3925	1068
343	SEGB56	1125	1068	394	SEGB73	-1425	1068	445	SEGB90	-3975	1068
344	SEGC56	1075	1068	395	SEGC73	-1475	1068	446	SEGC90	-4025	1068
345	SEGA57	1025	1068	396	SEGA74	-1525	1068	447	SEGA91	-4075	1068
346	SEGB57	975	1068	397	SEGB74	-1575	1068	448	SEGB91	-4125	1068
347	SEGC57	925	1068	398	SEGC74	-1625	1068	449	SEGC91	-4175	1068
348	SEGA58	875	1068	399	SEGA75	-1675	1068	450	SEGA92	-4225	1068
349	SEGB58	825	1068	400	SEGB75	-1725	1068	451	SEGB92	-4275	1068
350	SEGC58	775	1068	401	SEGC75	-1775	1068	452	SEGC92	-4325	1068
351	SEGA59	725	1068	402	SEGA76	-1825	1068	453	SEGA93	-4375	1068
352	SEGB59	675	1068	403	SEGB76	-1875	1068	454	SEGB93	-4425	1068
353	SEGC59	625	1068	404	SEGC76	-1925	1068	455	SEGC93	-4475	1068
354	SEGA60	575	1068	405	SEGA77	-1975	1068	456	SEGA94	-4525	1068
355	SEGB60	525	1068	406	SEGB77	-2025	1068	457	SEGB94	-4575	1068
356	SEGC60	475	1068	407	SEGC77	-2075	1068	458	SEGC94	-4625	1068
357	SEGA61	425	1068	408	SEGA78	-2125	1068	459	SEGA95	-4675	1068

■ PAD COORDINATES 4


Chip Size 19910μm x 2550μm (Chip Center 0μm x 0μm)

PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
460	SEGB95	-4725	1068	511	SEGB112	-7275	1068	562	SEGSA2	-9726	800
461	SEGC95	-4775	1068	512	SEGC112	-7325	1068	563	SEGSB2	-9726	750
462	SEGA96	-4825	1068	513	SEGA113	-7375	1068	564	SEGSC2	-9726	700
463	SEGB96	-4875	1068	514	SEGB113	-7425	1068	565	SEGSA3	-9726	650
464	SEGC96	-4925	1068	515	SEGC113	-7475	1068	566	SEGSB3	-9726	600
465	SEGA97	-4975	1068	516	SEGA114	-7525	1068	567	SEGSC3	-9726	550
466	SEGB97	-5025	1068	517	SEGB114	-7575	1068	568	COM40	-9726	500
467	SEGC97	-5075	1068	518	SEGC114	-7625	1068	569	COM41	-9726	450
468	SEGA98	-5125	1068	519	SEGA115	-7675	1068	570	COM42	-9726	400
469	SEGB98	-5175	1068	520	SEGB115	-7725	1068	571	COM43	-9726	350
470	SEGC98	-5225	1068	521	SEGC115	-7775	1068	572	COM44	-9726	300
471	SEGA99	-5275	1068	522	SEGA116	-7825	1068	573	COM45	-9726	250
472	SEGB99	-5325	1068	523	SEGB116	-7875	1068	574	COM46	-9726	200
473	SEGC99	-5375	1068	524	SEGC116	-7925	1068	575	COM47	-9726	150
474	SEGA100	-5425	1068	525	SEGA117	-7975	1068	576	COM48	-9726	100
475	SEGB100	-5475	1068	526	SEGB117	-8025	1068	577	COM49	-9726	50
476	SEGC100	-5525	1068	527	SEGC117	-8075	1068	578	COM50	-9726	0
477	SEGA101	-5575	1068	528	SEGA118	-8125	1068	579	COM51	-9726	-50
478	SEGB101	-5625	1068	529	SEGB118	-8175	1068	580	COM52	-9726	-100
479	SEGC101	-5675	1068	530	SEGC118	-8225	1068	581	COM53	-9726	-150
480	SEGA102	-5725	1068	531	SEGA119	-8275	1068	582	COM54	-9726	-200
481	SEGB102	-5775	1068	532	SEGB119	-8325	1068	583	COM55	-9726	-250
482	SEGC102	-5825	1068	533	SEGC119	-8375	1068	584	COM56	-9726	-300
483	SEGA103	-5875	1068	534	SEGA120	-8425	1068	585	COM57	-9726	-350
484	SEGB103	-5925	1068	535	SEGB120	-8475	1068	586	COM58	-9726	-400
485	SEGC103	-5975	1068	536	SEGC120	-8525	1068	587	COM59	-9726	-450
486	SEGA104	-6025	1068	537	SEGA121	-8575	1068	588	COM60	-9726	-500
487	SEGB104	-6075	1068	538	SEGB121	-8625	1068	589	COM61	-9726	-550
488	SEGC104	-6125	1068	539	SEGC121	-8675	1068	590	COM62	-9726	-600
489	SEGA105	-6175	1068	540	SEGA122	-8725	1068	591	COM63	-9726	-650
490	SEGB105	-6225	1068	541	SEGB122	-8775	1068	592	COM64	-9726	-700
491	SEGC105	-6275	1068	542	SEGC122	-8825	1068	593	COM65	-9726	-750
492	SEGA106	-6325	1068	543	SEGA123	-8875	1068	594	COM66	-9726	-800
493	SEGB106	-6375	1068	544	SEGB123	-8925	1068	595	DMY7(L)	-9726	-850
494	SEGC106	-6425	1068	545	SEGC123	-8975	1068	596	DMY7(R)	-9726	-900
495	SEGA107	-6475	1068	546	SEGA124	-9025	1068				
496	SEGB107	-6525	1068	547	SEGB124	-9075	1068				
497	SEGC107	-6575	1068	548	SEGC124	-9125	1068				
498	SEGA108	-6625	1068	549	SEGA125	-9175	1068				
499	SEGB108	-6675	1068	550	SEGB125	-9225	1068				
500	SEGC108	-6725	1068	551	SEGC125	-9275	1068				
501	SEGA109	-6775	1068	552	SEGA126	-9325	1068				
502	SEGB109	-6825	1068	553	SEGB126	-9375	1068				
503	SEGC109	-6875	1068	554	SEGC126	-9425	1068				
504	SEGA110	-6925	1068	555	SEGA127	-9475	1068				
505	SEGB110	-6975	1068	556	SEGB127	-9525	1068				
506	SEGC110	-7025	1068	557	SEGC127	-9575	1068				
507	SEGA111	-7075	1068	558	DMY5(L)	-9625	1068				
508	SEGB111	-7125	1068	559	DMY5(R)	-9675	1068				
509	SEGC111	-7175	1068	560	DMY6(L)	-9726	900				
510	SEGA112	-7225	1068	561	DMY6(R)	-9726	850				

■ BLOCK DIAGRAM



■ POWER SUPPLY CIRCUITS BLOCK DIAGRAM



■ TERMINAL DESCRIPTION 1

No.	Symbol	I/O	Function
21,22,23, 39,40,41	VDD	Power	Power supply for logic circuits
27,28,29, 58,59,60	VSS	Power	GND for logic circuits
67,68,69, 88,89,90	VSSH	Power	GND for high voltage circuits
31	VDDA	Power	This terminal is internally connected to the VDD level. •This terminal is used to fix the select-terminals of the SEL68, P/S and M/S to the VDD level. Note) Do not use this terminal for a main power supply.
17,18,19, 34,35,36	VSSA	Power	This terminal is internally connected to the VSS level. •This terminal is used to fix the select-terminals of the SEL68, P/S and M/S to the VSS level. Note) Do not use this terminal for a main GND.
70,71,115,116 72,73 74,75 76,77 78,79	VLCD V1 V2 V3 V4	Power/O	LCD driving voltages •When the internal voltage booster is not used, external LCD driving voltages (V1 to V4 and VLCD) should be supplied onto these terminals. The external voltages should be maintained in the following relationship. VSS<V4<V3<V2<V1<VLCD • When the internal voltage booster is used, the LCD driving voltages (V1 to V4 and VLCD) are enabled by the "Power control" instruction in the master mode operation. The capacitors between these terminals and Vss terminal are required
91,92 93,94	C1+ C1-	O	Capacitor connection terminal for the voltage booster
95,96 97,98	C2+ C2-	O	Capacitor connection terminal for the voltage booster
99,100 101,102	C3+ C3-	O	Capacitor connection terminal or the voltage booster
103,104 105,106	C4+ C4-	O	Capacitor connection terminal for the voltage booster
107,108 109,110	C5+ C5-	O	Capacitor connection terminal for the voltage booster
111,112 113,114	C6+ C6-	O	Capacitor connection terminal for the voltage booster
82,83	VBA	O	Reference-voltage generator output
84	VREF	I	Voltage regulator input
85,86,87	VEE	Power	Voltage booster input •This terminal is normally connected to the VDD level.
117,118	VOUT	Power/O	Voltage booster output /V _{DD} for high voltage circuits (in external power supply)
80,81	VREG	O	Voltage regulator output
24	RES	I	Reset Active "0"


■ TERMINAL DESCRIPTION 2

No.	Symbol	I/O	Function						
42	D0/SCL	I/O	<u>Parallel interface:</u> D7 to D0 : 8-bit bi-directional bus •In the parallel interface mode (P/S="1"), these terminals should be connected to 8-bit bi-directional bus of MPU. <u>Serial interface:</u> SDA : serial data SCL : serial clock EXCS : extension chip-select SMODE : 3-/4-line serial interface mode select SPOL : RS polarity select (in the 3-line serial interface mode) •In the 3-/4-line serial interface mode (P/S="0"), the D0 terminal is assigned to the SCL and the D1 terminal to the SDA. •In the 3-line serial interface mode, the D4 terminal is assigned to the SPOL. •The serial data on the SDA is fetched at the rising edge of the SCL signal in the order of the D7, D6...D0, and the fetched data is converted into 8-bit parallel data at the falling edge of the 8th SCL signal. •The SCL signal should be set to "0" after data transmissions or during non-access.						
43	D1/SDA	I/O							
44	D2/EXCS	I/O							
45	D3/SMODE	I/O							
46	D4/SPOL	I/O							
47,48,49	D5,D6,D7	I/O							
50,51,52,53 54,55,56,57	D8,D9,D10,D11, D12,D13,D14,D15	I/O	8-bit bi-directional bus •In the 16-bit data bus mode, these terminals are assigned to the upper 8-bit data bus. •In the serial interface mode or 8-bit data bus mode in the parallel interface, these terminals should be fixed to "1" or "0".						
25	$\overline{CS}$	I	Chip select Active "0"						
26	RS	I	Resister select •This signal distinguishes an instruction data and display data for transferred data. <table><tr><td>RS</td><td>H</td><td>L</td></tr><tr><td>Destin.</td><td>Instruction</td><td>Display data</td></tr></table>	RS	H	L	Destin.	Instruction	Display data
RS	H	L							
Destin.	Instruction	Display data							
38	$\overline{RD}$ (E)	I	<u>80 series MPU interface (P/S="1", SEL68="0")</u> $\overline{RD}$ signal. Active "0". <u>68 series MPU interface (P/S="1", SEL68="1")</u> Enable signal. Active "1".						
37	WR (R/W)	I	<u>80 series MPU interface (P/S="1", SEL68="0")</u> WR signal. Active "0". <u>68 series MPU interface (P/S="1", SEL68="1")</u> R/W signal. <table><tr><td>R/W</td><td>H</td><td>L</td></tr><tr><td>Status</td><td>Read</td><td>Write</td></tr></table>	R/W	H	L	Status	Read	Write
R/W	H	L							
Status	Read	Write							

■ TERMINAL DESCRIPTION 3

No.	Symbol	I/O	Function																		
33	SEL68	I	MPU interface type select <table><tr><td>SEL68</td><td>H</td><td>L</td></tr><tr><td>Status</td><td>68 series</td><td>80 series</td></tr></table>	SEL68	H	L	Status	68 series	80 series												
SEL68	H	L																			
Status	68 series	80 series																			
32	P/S	I	Parallel / serial interface mode select <table><tr><td>P/S</td><td>Chip Select</td><td>Data/Instruction</td><td>Data</td><td>Read/Write</td><td>Serial clock</td></tr><tr><td>H</td><td>CS</td><td>RS</td><td>D0~D7</td><td>RD, WR</td><td>-</td></tr><tr><td>L</td><td>CS</td><td>RS</td><td>SDA (D1)</td><td>Write only</td><td>SCL (D0)</td></tr></table> •In the serial interface mode (P/S="0"), the D15 to D5 terminals are in the high impedance status therefore those terminals should be fixed to "1" or "0". The RD and WR terminals also should be "1" or "0".	P/S	Chip Select	Data/Instruction	Data	Read/Write	Serial clock	H	CS	RS	D0~D7	RD, WR	-	L	CS	RS	SDA (D1)	Write only	SCL (D0)
P/S	Chip Select	Data/Instruction	Data	Read/Write	Serial clock																
H	CS	RS	D0~D7	RD, WR	-																
L	CS	RS	SDA (D1)	Write only	SCL (D0)																
20	TEST	I	Maker test terminal This terminal should be fixed to "0".																		
61	CL	I/O	LCD line clock •This signal is used to count up the line counter and latch the display data into the data latch circuit. •At the rising edge of the CL signal, the line counter is counted-up and the 384-bit display data, corresponding to the counted-up line address, is latched into the data latch circuit. At the falling edge of the CL signal, the latched data output onto the segment drivers. <table><tr><td>M/S</td><td>Status</td><td>CL</td></tr><tr><td>H</td><td>Master</td><td>Output</td></tr><tr><td>L</td><td>Slave</td><td>Input</td></tr></table>	M/S	Status	CL	H	Master	Output	L	Slave	Input									
M/S	Status	CL																			
H	Master	Output																			
L	Slave	Input																			
62	FLM	I/O	LCD frame maker signal •This signal is used to indicate the start of a new display frame. It presets an initial display line address into the line counter when the FLM signal becomes "1". <table><tr><td>M/S</td><td>Status</td><td>FLM</td></tr><tr><td>H</td><td>Master</td><td>Output</td></tr><tr><td>L</td><td>Slave</td><td>Input</td></tr></table>	M/S	Status	FLM	H	Master	Output	L	Slave	Input									
M/S	Status	FLM																			
H	Master	Output																			
L	Slave	Input																			
63	FR	I/O	LCD alternate signal •This signal is toggled to alternate the crystal polarization of a LCD panel. It can be programmed so that the FR signal will toggle at every frame or once every N frames in the N-line inversion mode. <table><tr><td>M/S</td><td>Status</td><td>FR</td></tr><tr><td>H</td><td>Master</td><td>Output</td></tr><tr><td>L</td><td>Slave</td><td>Input</td></tr></table>	M/S	Status	FR	H	Master	Output	L	Slave	Input									
M/S	Status	FR																			
H	Master	Output																			
L	Slave	Input																			
30	M/S	I	Master / slave select <table><tr><td>M/S</td><td>Status</td><td>Oscillator</td><td>Power supply</td></tr><tr><td>H</td><td>Master</td><td>Enable</td><td>Enable</td></tr><tr><td>L</td><td>Slave</td><td>Disable</td><td>Disable</td></tr></table>	M/S	Status	Oscillator	Power supply	H	Master	Enable	Enable	L	Slave	Disable	Disable						
M/S	Status	Oscillator	Power supply																		
H	Master	Enable	Enable																		
L	Slave	Disable	Disable																		

■ TERMINAL DESCRIPTION 4

No.	Symbol	I/O	Function															
174–557	SEGA0~SEGA127, SEGB0~SEGB127, SEGC0~SEGC127	O	Segment output <table><tr><th>Mode</th><th>Turn-off</th><th>Turn-on</th></tr><tr><td>Normal</td><td>0</td><td>1</td></tr><tr><td>Reverse</td><td>1</td><td>0</td></tr></table> •These terminals output LCD driving waveforms in accordance with the combination of FR signal and display data. In the B/W mode FR signal Display data Normal display mode Reverse display mode 	Mode	Turn-off	Turn-on	Normal	0	1	Reverse	1	0						
Mode	Turn-off	Turn-on																
Normal	0	1																
Reverse	1	0																
164–169, 562–567	SEGSA0~SEGSA3 , SEGSB0~SEGSB3 , SEGSC0~SEGSC3	O	Dummy-segment output •These terminals are used for an outer-frame display and placed in both sides of the segment drivers' block.															
162–137, 132–119, 568–594, 3–15	COM0~COM79	O	Common output •These terminals output LCD driving waveforms in accordance with the combination of the FR signal and scanning data. <table><tr><th>Data</th><th>FR</th><th>Output level</th></tr><tr><td>H</td><td>H</td><td>VSS</td></tr><tr><td>L</td><td>H</td><td>V1</td></tr><tr><td>H</td><td>L</td><td>VLCD</td></tr><tr><td>L</td><td>L</td><td>V4</td></tr></table>	Data	FR	Output level	H	H	VSS	L	H	V1	H	L	VLCD	L	L	V4
Data	FR	Output level																
H	H	VSS																
L	H	V1																
H	L	VLCD																
L	L	V4																
163	COMI0	O	Icon common output															
16	COMI1	O	Icon common output															
65, 66	OSC1 OSC2	I O	OSC •When the internal oscillator clock is used in the master mode or when the LSI is used in the slave mode, these terminals should be opened. In these cases, the OSC1 outputs the VSS level. •When an external oscillator is used, external clocks should be input onto the OSC1 terminal or an external resistor should be connected between the OSC1 and OSC2 terminals.															
64	CLK	I/O	Display timing synchronous clock •This signal is used to synchronize the display timing between the master and slave LSIs. <table><tr><th>M/S</th><th>Mode</th><th>CLK</th></tr><tr><td>H</td><td>Master</td><td>Output</td></tr><tr><td>L</td><td>Slave</td><td>Input</td></tr></table>	M/S	Mode	CLK	H	Master	Output	L	Slave	Input						
M/S	Mode	CLK																
H	Master	Output																
L	Slave	Input																

(Terminal No. 1,2,133,134,135,136,170,171,172,173,558,559,560,561,595, and 596 are dummy.)

■ FUNCTIONAL DESCRIPTION

(1) MPU Interface

(1-1) Parallel / serial interface mode select

The P/S terminal is used to select parallel or serial interface mode as shown in the following table. In the serial interface mode, it is impossible to read out display data from the DDRAM.

Table

P/S	P/S mode	CS	RS	RD	WR	SEL68	SDA	SCL	Data
H	Parallel I/F	CS	RS	RD	WR	SEL68			D7-D0 (D15-D0)
L	Serial I/F	CS	RS	-	-	-	SDA	SCL	-

Note 1) “-” mark: Fix to “1” or “0”.

(1-2) MPU interface type select

In the parallel interface mode, the SEL68 terminal is used to select 80- or 68-series MPU interface type as shown in the following table.

Table

SEL68	MPU type	CS	RS	RD	WR	Data
H	68 series MPU	CS	RS	E	R/W	D7-D0 (D15-D0)
L	80 series MPU	CS	RS	RD	WR	D7-D0 (D15-D0)

(1-3) Data distinction

In the parallel interface mode, the combination of the RS, RD, and WR (R/W) signals distinguishes an instruction data or display data for the transferred data from or to MPU as shown in the following table.

Table

RS	68 series	80 series		Function
	R/W	RD	WR	
H	H	L	H	Read out instruction data
H	L	H	L	Write instruction data
L	H	L	H	Read out display data
L	L	H	L	Write display data

(1-4) 3- / 4-line serial interface mode select

In the serial interface mode, the SMODE is used to select 3- or 4-line serial interface mode as shown in the following table.

Table

SMODE	Serial interface mode
H	3-line
L	4-line

(1-5) 4-line serial interface mode


In the serial interface mode, during the chip select is active (CS="0"), the SDA and SCL are enabled. During the chip select is not active (CS="1"), the SDA and SCL are disabled and the internal shift register and counter are being initialized. The 8-bit serial data on the SDA is fetched at the rising edge of the SCL signal in order of the D7, D6...D0, and the fetched data is converted into the 8-bit parallel data at the falling edge of the 8th SCL signal.

In the 4-line serial interface mode, the transferred data on the SDA is distinguished as display data or instruction data in accordance with the polarity of the RS signal.

Table

RS	Data distinction
H	Instruction data
L	Display data

Since the serial interface operation is sensitive to external noises, the SCL should be set to "0" after data transmissions or during non-access. To prevent for the continuous mal-function caused by the external noises, the chip-selected status should be released (CS="1") after each of the 8-bit data transmissions. The following figure illustrates the interface timing for the 4-line serial interface operation.



(1-6) 3-line serial interface mode


In the serial interface mode, during the chip select is active (CS="0"), the SDA and SCL are enabled. During the chip select is not active (CS="1"), the SDA and SCL are disabled and the internal shift register and counter are being initialized. The 9-bit serial data on the SDA is fetched at the rising edge of the SCL signal in order of the RS, D7, D6...D0, and the fetched data is converted into the 9-bit parallel data at the falling edge of the 9th SCL signal.

In the 3-line serial interface mode, the data on the SDA is distinguished as display data or instruction data in accordance with the polarity of the RS bit of SDA data and the status of the SPOL, as follows.

Table

SPOL=L		SPOL=H	
RS	Data distinction	RS	Data distinction
L	Display data	L	Instruction data
H	Instruction data	H	Display data


Since the serial interface operation is sensitive to external noises, the SCL should be set to “0” after data transmissions or during non-access. To prevent for the continuous mal-function caused by the external noises, the chip-selected status should be released (CS=“1”) after each of the 9-bit data transmissions. The following figure illustrates the interface timing for the 3-line serial interface operation.



(1-7) Unification of the CS signals (in the serial interface mode)

When two of the NJU6821 is used as a master and slave driver in the 3- or 4-line serial interface mode, both of the CS signals can be notified using the EXCS terminals in order to simplify the control signals. In this time, the master's EXCS is assigned to output and slave's EXCS is assigned to input. The status of the EXCS signal is controlled by the “EXCS control” instruction of the master LSI.

During both of the EXCS and CS are “0”, the slave LSI is enabled to accept instructions from MPU but the master LSI is disabled to accept any instruction except the “EXCS control” instruction. During the EXCS is “1” and CS is “0”, the master LSI is enabled and the slave LSI is disabled.




(2) Access to the DDRAM

During the CS signal is "0", the transferred data is written into the DDRAM or instruction register in accordance with the polarity of the RS signal.


In condition that the RS signal is "1", the transferred data is distinguished as display data. After the "column address" and "row address" instructions are executed, the display data is written into the DDRAM by the "display data write" instruction. The data is written at the rising edge of the WR signal in the 80 series MPU mode or falling edge of the E signal in the 68 series MPU mode.

In the sequence of the "display data read" operation, the transferred data from MPU is temporarily held in the internal bus-holder and then transferred to the internal data-bus. When the "display data read" operation is executed just after the "column address" and "row address" instructions or "display data write" instruction, unexpected data on the bus-holder is read out at the 1st execution and then the correct designated DDRAM address data is read out from the 2nd execution. For this reason, a dummy read cycle must be executed to avoid the unexpected 1st data read.

● Display data write operation




● Display data read operation



(3) Access to the instruction register

Each of the instruction registers is assigned to the address in between 0H and FH in order that it is possible to read out the content of the instruction registers by the combination instructions of the "Instruction register address" and "Instruction register read".



(4) 8-/16-bit data bus length for display data (in the parallel interface mode)

The 8- or 16-bit data bus length for display data is determined by the "WLS" in the "Data bus length" instruction.

In the 16-bit data bus mode, not only the display data but also the instruction data is required to be transferred by 16-bit data (D15 to D0). However, in case of the access to the instruction register, the only lower 8-bit data (D7 to D0) of the 16-bit data is valid. In case of the access to the DDRAM, all of the 16-bit data (D15 to D0) is valid.

Table

WLS	Data bus length mode
L	8-bit
H	16-bit

(5) Initial display line register

The initial display line register specifies the line address, corresponding to the initial COM line, by the "Initial display line" instruction. The initial COM line signifies the common driver, starting scanning the display data in the DDRAM, and specified by the "Initial COM line" instruction.

The line address, established in the initial display line register, is preset into the line counter whenever the FLM signal becomes "1". At the rising edge of the CL signal, the line counter is counted-up and addressed 384-bit display data is latched into the data latch circuit. At the falling edge of the CL signal, the latched data output to the segment drivers.

(6) DDRAM mapping


The DDRAM is capable of 1,024-bit (8-bit x 128-segment) for the column address and 82-bit for the row address.

In the gradation mode, each pixel for RGB corresponds to the successive 3-segment drivers that consist of 2-segment drivers for 8-gradation and 1-segment driver for 4-gradation, so that the LSI can drive a 256-color display (8-gradation x 8-gradation x 4-gradation) with up to 128x82 pixels. The 8-gradation level is controlled by 3-bit display data in the DDRAM and 4-gradation level is controlled by 2-bit display data in the DDRAM respectively.


In the B&W mode, only MSB data from each 3-bit and 2-bit RGB display data group in the DDRAM is used. Therefore, 384 x 82 pixels B&W display is also available.

The column address range varies depending on the data bus length. The range between 00H and 70F is used in the 8-bit data bus length and the range between 00H and 3FH is in the 16-bit data bus length.

- In the 8-bit data bus length mode



- In the 16-bit data bus length mode



The DDRAM is accessing 8-bit or 16-bit unit addressed by column and row address. In the 16-bit data bus length mode, over 40H address setting is prohibited.

The increment for the column address and row address can be set in the auto-increment mode by programming "AXI" and "AYI" registers in the "Increment control" instruction. In this mode, the contents of the column address and row address counters automatically increment whenever the DDRAM is accessed.

The column address and row address counters are independent of the line counter. They are used to designate the column address and row address for the display data transferred from MPU. On the other hand, the line counter is used to generate the line address and output the display data to the segment drivers, being synchronized with the display control timing of the FLM and CL signals.

(7) Window addressing mode


In addition to the full DDRAM addressing, it is possible to access only to the part of DDRAM by the window addressing mode. In the window addressing mode, defines the address space of the DDRAM designated by the start and end point. The start point is determined by the "column address" and "row address" instructions, and the end point is determined by the "Window end column address" and "Window end row address" instructions. The setting for the window addressing is listed in the following.

1. "Increment control" instruction (WIN=1, AXI=1, AYI=1)
2. Set "column address" and "row address" instructions for the start point
3. Set "Window end column address" and "Window end row address" instructions for the end point
4. Enable to access to the DDRAM by the window addressing mode

In addition, the read-modify-write operation is available by setting "AIM" register to "L" in the "Increment control" instruction in the window addressing mode.

Also in the window addressing mode, correct start and end point setting is required to avoid to access invalid addressing space. The following relationship for the start and end point must be maintained.

AX (column address of start point) $\leq$ EX (column address of end point) $\leq$ Maximum of column address
 AY (row address of start point) $\leq$ EY (row address of end point) $\leq$ Maximum of row address



(8) Reverse display ON/OFF

The "Reverse display ON/OFF" function is used to reverse the display data without changing the display data in the DDRAM.

Table

REV	Display	DDRAM data → Display data	
0	Normal	0	0
		1	1
1	Reverse	0	1
		1	0

(9) Segment direction

The "Segment direction" function is used to reverse the assignment for the segment drivers and column address, so that it is possible to reduce the restrictions for the placement of the LSI in the LCD modules.

(10) The relationship among the DDRAM column address, display data and segment drivers

Color mode, 16-bit data bus mode

REF	SWAP	column address / display data / segment driver																
0	0	X=00H											X=3FH					
1	1	X=3FH											X=00H					
		D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	
		palette A		palette B		palette C		palette A		palette B		palette C		palette A		palette B		palette C
		SEGA0		SEGB0		SEGC0		SEGA1		SEGB1		SEGC1		SEGA126		SEGB126		SEGC127
																		

REF	SWAP	column address / display data / segment driver																	
0	1	X=00H										X=3FH							
1	0	X=3FH										X=00H							
		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
		palette C		palette B		palette A		palette C		palette B		palette A		palette C		palette B		palette A	
		SEGA0		SEGB0		SEGC0		SEGA1		SEGB1		SEGC1		SEGA126		SEGB126		SEGC127	

Color mode, 8-bit data bus mode

REF	SWAP	column address / display data / segment driver																																																															
0	0	X=00H							X=01H								X=7EH							X=7FH																																									
1	1	X=7FH							X=7EH								X=01H							X=00H																																									
		D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7		D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7																															
		palette A							palette B							palette C								palette A							palette B							palette C																											
		SEGA0							SEGB0							SEGC0								SEGA126							SEGB126							SEGC126							SEGA127							SEGB127							SEGC127						

REF	SWAP	column address / display data / segment driver																																																																							
0	1	X=00H						X=01H								X=7EH						X=7FH																																																			
1	0	X=7FH						X=7EH								X=01H						X=00H																																																			
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0																																							
		palette C						palette B						palette A						palette C						palette B						palette A						palette C						palette B						palette A																							
		SEGA0						SEGB0						SEGC0						SEGA1						SEGB1						SEGC1						SEGA126						SEGB126						SEGC126						SEGA127						SEGB127						SEGC127					
																																																																									
																																																																									
																																																																									
																																																																									
																																																																									

B&W mode, 16-bit data bus mode

REF	SWAP	column address / display data / segment driver																																																
0	0	X=00H																X=3FH																																
1	1	X=3FH																X=00H																																
		D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15		D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15																
		SEGA0				SEGB0				SEGC0				SEGA1				SEGB1				SEGC1					SEGA126				SEGB126				SEGC126				SEGA127				SEGB127				SEGC127			





[illegible]

B&W mode, 8-bit data bus mode


REF	SWAP	column address / display data / segment driver																																																																																				
0	0	X=00H							X=01H														X=7EH							X=7FH																																																								
1	1	X=7FH							X=7EH														X=01H							X=00H																																																								
		D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7			D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7																																																			
		SEGA0							SEGB0							SEGC0							SEGA1							SEGB1							SEGC1								SEGA126							SEGB126							SEGC126							SEGA127							SEGB127							SEGC127						

[illegible]





- Write and read data bit assignment (in the 16-bit data bus mode)







- Examples for write and read display data (in the 16-bit data bus mode)



- Write and read data bit assignment (in the 8-bit data bus mode)



- Examples for write and read display data (in the 8-bit data bus mode)



- The relationship among the PGRAM column address, display data and segment drivers

Color mode, 16-bit data bus mode

REF	SWAP	column address / display data / segment driver															
0	0	X=00H								X=01H							
1	1	X=01H								X=00H							
		D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
		Palette A		Palette B		Palette C		Palette A		Palette B		Palette C		Palette A		Palette B	
		SEGSA0		SEGSA0		SEGSA0		SEGSA1		SEGSA1		SEGSA1		SEGSA2		SEGSA2	

REF	SWAP	column address / display data / segment driver															
0	1	X=00H								X=01H							
1	0	X=01H								X=00H							
		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		Palette C		Palette B		Palette A		Palette C		Palette B		Palette A		Palette C		Palette B	
		SEGSA0		SEGSA0		SEGSA0		SEGSA1		SEGSA1		SEGSA1		SEGSA2		SEGSA2	

Color mode, 8-bit data bus mode

REF	SWAP	column address / display data / segment driver															
0	0	X=00H				X=01H				X=02H				X=03H			
1	1	X=03H				X=02H				X=01H				X=00H			
		D0	D1	D2	D3	D4	D5	D6	D7	D0	D1	D2	D3	D4	D5	D6	D7
		Palette A		Palette B		Palette C		Palette A		Palette B		Palette C		Palette A		Palette B	
		SEGSA0		SEGSA0		SEGSA0		SEGSA1		SEGSA1		SEGSA1		SEGSA2		SEGSA2	

REF	SWAP	column address / display data / segment driver															
0	1	X=00H				X=01H				X=02H				X=03H			
1	0	X=03H				X=02H				X=01H				X=00H			
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
		Palette C		Palette B		Palette A		Palette C		Palette B		Palette A		Palette C		Palette B	
		SEGSA0		SEGSA0		SEGSA0		SEGSA1		SEGSA1		SEGSA1		SEGSA2		SEGSA2	

B&W mode, 16-bit data bus mode

REF	SWAP	column address / display data / segment driver																																
0	0	X=00H																X=01H																
1	1	X=01H																X=00H																
		D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	
		SEGA0				SEGB0				SEGC0				SEGB1				SEGC1					SEGB2				SEGC2				SEGB3			SEGC3

[illegible]

B&W mode, 8-bit data bus mode

[illegible]

REF	SWAP	column address / display data / segment driver																															
0	1	X=00H								X=01H								X=02H								X=03H							
1	0	X=03H								X=02H								X=01H								X=00H							
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
		SEGS A0								SEGS A1								SEGS A2								SEGS A3							
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
																																	
	</																																

(11) Gradation palette

In the gradation mode, each of the gradation palettes A_j can select 8-gradation levels out of a palette consisting of 32-gradation levels by setting 5-bit palette value into the "PA" registers in the "Gradation palette A_j " instructions ($j=0$ to 7). Each of the gradation palettes B_j and C_j can select 8-gradation levels as well as the gradation palette A_j .

The gradation palettes A_j correspond to the $SEGA_i$, the B_j to $SEGB_j$ and the C_j to $SEGC_i$ ($j=0$ to 7, $i=0$ to 127). The display data (0,0,0) corresponds to the gradation palettes Z_0 , the data (0,0,1) to the Z_1 , the data (0,1,0) to the Z_2 ...the data (1,1,1) to the Z_7 ($Z=A, B$ and C).

(12) Gradation LSB (GLSB)

In the gradation mode, each pixel for RGB corresponds to the successive 3-segment drivers that consist of 2-segment drivers for 8-gradation and 1-segment driver for 4-gradation. The 8-gradation segment drivers can generate 8-gradation levels controlled by 3-bit display data in the DDRAM. The 4-gradation segment drivers can generate 4-gradation levels by 2-bit in the DDRAM and 1-bit in the GLSB.

All of the selected 8-gradation palettes Z_j ($Z=A, B$ and C , $j=0$ to 7) are available for the 8-gradation segment drivers. However, the only 4-gradation palettes Z_j ($Z=A, B$ and C , $j=$ either 0,2,4,6 or 1,3,5,7) are available for the 4-gradation segment drivers, because the GLSB is fixed to either "0" or "1" by setting the "GLSB" register in the "Gradation control" instruction and adopted to all of the 4-gradation segment drivers.

- | | |
|---------|--|
| GLSB=0: | The LSB of display data is always set to "0".
Display data: (0,0,0), (0,1,0), (1,0,0), (1,1,0) → Gradation palettes: Z_0, Z_2, Z_4, Z_6
($Z=A, B$ and C) |
| GLSB=1: | The LSB of display data is always set to "1".
Display data: (0,0,1), (0,1,1), (1,0,1), (1,1,1) → Gradation palettes: Z_1, Z_3, Z_5, Z_7
($Z=A, B$ and C) |

(13) Variable or fixed gradation mode

In the gradation mode, variable or fixed gradation mode is selected by programming the "PWM" register in the "Gradation control" instruction.

- | | |
|--------|---|
| PWM=0: | Variable gradation mode
(Select 8 gradation levels out of a palette consisting of 32-gradation levels) |
| PWM=1: | Fixed gradation mode
(Fixed 8-gradation levels) |

- The correspondence between display data and gradation palettes (MON="0"; Gradation mode)

(Z=A, B and C, j=0 to 7)

(MSB) Display data (LSB)			Gradation palette Z _j	Default palette value
0	0	0	Palette Z0	0 0 1 0 0
0	0	1	Palette Z1	0 0 1 0 1
0	1	0	Palette Z2	0 1 0 1 0
0	1	1	Palette Z3	0 1 1 1 0
1	0	0	Palette Z4	1 0 0 0 1
1	0	1	Palette Z5	1 0 1 0 1
1	1	0	Palette Z6	1 1 0 1 0
1	1	1	Palette Z7	1 1 1 1 1

- Gradation palette table (MON="0", PWM="0"; Variable gradation mode)

(Z=A, B and C, j=0 to 7)

Palette value	Gradation level	Gradation palette Z _j	Palette value	Gradation level	Gradation palette Z _j
0 0 0 0 0	0	Palette Z0 (default)	1 0 0 0 0	16/31	
0 0 0 0 1	1/31		1 0 0 0 1	17/31	Palette Z4 (default)
0 0 0 1 0	2/31		1 0 0 1 0	18/31	
0 0 0 1 1	3/31		1 0 0 1 1	19/31	
0 0 1 0 0	4/31		1 0 1 0 0	20/31	
0 0 1 0 1	5/31	Palette Z1 (default)	1 0 1 0 1	21/31	Palette Z5 (default)
0 0 1 1 0	6/31		1 0 1 1 0	22/31	
0 0 1 1 1	7/31		1 0 1 1 1	23/31	
0 1 0 0 0	8/31		1 1 0 0 0	24/31	
0 1 0 0 1	9/31		1 1 0 0 1	25/31	
0 1 0 1 0	10/31	Palette Z2 (default)	1 1 0 1 0	26/31	Palette Z6 (default)
0 1 0 1 1	11/31		1 1 0 1 1	27/31	
0 1 1 0 0	12/31		1 1 1 0 0	28/31	
0 1 1 0 1	13/31		1 1 1 0 1	29/31	
0 1 1 1 0	14/31	Palette Z3 (default)	1 1 1 1 0	30/31	
0 1 1 1 1	15/31		1 1 1 1 1	31/31	Palette Z7 (default)

- Gradation palette table (MON="0", PWM="1"; Fixed gradation mode)

8-gradation segment drivers

Display data			Gradation level
(MSB)	DDRAM	(LSB)	
0	0	0	0
0	0	1	1/7
0	1	0	2/7
0	1	1	3/7
1	0	0	4/7
1	0	1	5/7
1	1	0	6/7
1	1	1	7/7

4-gradation segment drivers

Display data			Gradation level
DDRAM	GLSB		
0	0	0	0
0	0	1	
0	1	0	2/7
0	1	1	3/7
1	0	0	4/7
1	0	1	5/7
1	1	0	
1	1	1	7/7

- The correspondence between display data and gradation level (MON="1"; B&W mode)

8-gradation segment drivers

Display data			Gradation level
(MSB)	DDRAM	(LSB)	
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

4-gradation segment drivers

Display data			Gradation level
DDRAM	GLSB		
0	0	*	0
0	1	*	0
1	0	*	1
1	1	*	1

*: Don't care


(14) Gradation control and display data

(14-1) Gradation mode

In the gradation mode, each pixel for RGB corresponds to the successive 3 segment drivers that consist of 2 segment drivers for 8-gradation and 1 segment driver for 4-gradation, so that NJU6821 can drive a 256-color display (8-gradation x 8-gradation x 4-gradation) with up to 128x82 pixels. The 8-gradation segment drivers can generate 8-gradation levels controlled by using 3-bit of display data in the DDRAM. The 4-gradation segment drivers can generate 4-gradation levels by using 2-bit in the DDRAM and 1-bit in the GLSB.

In addition, the LSI can transfer 8-bit display data for 1-pixel RGB or 16-bit for 2-pixels RGB to the DDRAM by one-time access. The display data assignments for the gradation palettes and segment drivers vary in accordance with the setting for the "SWAP" and "REF" registers in the "Display control (2)" instruction.

- (REF, SWAP)=(0, 0) or (1, 1)



Note) DDRAM column address : 7H $\rightarrow$ 7FH (REF="0")
: 7FH $\rightarrow$ nH (REF="1")

- (REF, SWAP)=(0, 1) or (1, 0)


($i=0$ to 127)

Gradation palette ($j=0$ to 7)

Gradation control circuit

Display data in DDRAM


Display data from MPU column address: n_H



Note) DDRAM column address : nH (REF="0")
: 7FH $\rightarrow$ nH (REF="1")


In the 16-bit data bus mode, the display data assignments for the gradation palettes and segment drivers vary in accordance with the setting for the "SWAP" and "REF" registers in the "Display control (2)" instruction as well as the assignment in the 8-bit data bus mode.

- (REF, SWAP)=(0, 0) or (1, 1)



Note) DDRAM column address : n_H (REF="0")
: $3FH \rightarrow n_H$ (REF="1")

- (REF, SWAP)=(0, 0) or (1, 1)




Note) DDRAM column address : n_H (REF="0")
: $3FH \rightarrow n_H$ (REF="1")

(14-2) B&W mode (MON="1")

In the B&W mode and 8-bit data bus mode, only 3 of MSB of each display data is used for the display. In the 16-bit data bus mode, 6 of MSB of each display data is used.


- (REF, SWAP)=(0, 0) or (1, 1)



Note) DDRAM column address : nH (REF="0")
: 7FH → nH (REF="1")

- (REF, SWAP)=(0, 1) or (1, 0)

(i=0 to 127)



Note) DDRAM column address : nH (REF="0")
: 7FH → nH (REF="1")

(15) Display timing generator

The display-timing generator creates the timing pulses such as the CL, FLM, FR and CLK by dividing the oscillation frequency oscillate an external or internal resistor mode. The timing pulse terminals and timing generator status is setting by the Master/Slave (M/S) terminal as described in the following table.

The statuses of timing pulse terminal and generator

M/S	Mode	CL	FR	FLM	CLK
L	Slave	Input	Input	Input	Input
H	Master	Output	Output	Output	Output

(16) LCD line clock (CL)

The LCD line clock (CL) is used as the count-up signal for the line counter and the latch signal for the data latch circuit. At the rising edge of the CL signal, the line counter is counted-up and the 384-bit display data, corresponding to the counted-up line address, is latched into the data latch circuit. And at the falling edge of the CL signal, the latched data output onto the segment drivers. The read out operation from DDRAM to the latch is completely independent from the MPU accessing. Therefore, MPU can access to the LSI regardless the internal operation.

(17) LCD alternate signal (FR) and LCD synchronous signal (FLM)


Both of the FR and FLM signals are created from the CL signal. The FR signal is used to alternate inverse driving for the LCD panel. It can be programmed so that the FR signal is toggle on every frame in the default setting or once every N frames in the N-line inversion mode. The FLM signal is used to indicate the start line of a new display frame. It presets an initial display line address into the line counter when the FLM signal becomes "1". When two of NJU6821 is using as a Master and Slave, the CL, FLM, FR, and CLK signals should be supplied from Master NJU6821 to Slave NJU6821.

(18) Data latch circuit

The data latch circuit is used temporarily store the display data that will output to the segment drivers. The display data in this circuit is updated in synchronization of the CL signal.

The "All pixels ON/OFF", "Display ON/OFF" and "Reverse display ON/OFF" instructions change the display data in this circuit but do not change the display data in the DDRAM.

● LCD Driving waveforms (Reverse display OFF, 1/82 duty, B&W mode)



(19) Common and segment drivers

The LSI includes 384-segment drivers and 82-common drivers for a graphic display. 2 out of 82-common drivers are assigned to the COMI0 and COMI1 for an icon display. The common drivers generate the LCD driving waveforms composed of the VLCD, V1, V4 and VSS in accordance with the FR signal and scanning data. The segment drivers generate the waveforms composed of the VLCD, V2, V3 and VSS in accordance with the FR signal and display data.

(20) Dummy segment drivers

The 12-dummy-segment drivers: SEGSA_k, SEGSB_k and SEGSC_k (k=0 to 3) are mainly used for an outer-frame display. 6-dummy-segment drivers each are positioned in both sides of the segment drivers' block. The dummy segment drivers are controlled by the display data entered in the dummy segment registers instead of the DDRAM. The dummy segment drivers SEGSA_k correspond to the gradation palette A_j, the SEGSB_k to the palette B_j and the SEGSC_k to the palette C_j (k=0 to 3, j=0 to 7). The dummy segment registers are capable of 4-byte display data, in which each byte is corresponding to 1-set of the dummy segment drivers such as the SEGSA0, SEGSB0 and SEGSC0.

The dummy segment registers are enabled by setting "1" into the "DMY" register in the "Dummy segment register ON/OFF" instruction and then the "column address" instruction, where the column address such as 00H, 01H, 02H and 03H are available in the 8-bit data bus mode and the column address such as 00H and 01H in the 16-bit mode. The dummy segment drivers are independent of the "row address set" instruction.

- 8-bit data bus mode (DMY="1")

column address	00H:	SEGSA0, SEGSB0, SEGSC0
	01H:	SEGSA1, SEGSB1, SEGSC1
	02H:	SEGSA2, SEGSB2, SEGSC2
	03H:	SEGSA3, SEGSB3, SEGSC3

- 16-bit data bus mode (DMY="1")


column address	00H:	SEGSA0, SEGSB0, SEGSC0, SEGSA1, SEGSB1, SEGSC1
	01H:	SEGSA2, SEGSB2, SEGSC2, SEGSA3, SEGSB3, SEGSC3

The dummy segment drivers can support the "ALLON" and "REV" registers in the "Display control (1), (2)" instructions but they cannot support the "LREV" and "BT" registers in the "Line inverse control" instruction. As well as the read sequence for the DDRAM, the sequence for the segment registers also requires the dummy read.


RS	DMY	68 series	80 series		Function
		R/W	RD	WR	
0	0	1	0	1	Read data from DDRAM
0	0	0	1	0	Write data into DDRAM
0	1	1	0	1	Read data from dummy segment register
0	1	0	1	0	Write data into dummy segment register

- Examples for the dummy segment registers (DMY="1")
(In the 8-bit data bus mode, gradation mode, (REF, SWAP)=(0,0))

column address: 00_H



column address: 03_H



(21) Oscillator

The oscillator generates the internal clock for the display timing and voltage booster. It is enabled only in the master mode operation by setting the "M/S" terminal to "1". The C and R for the oscillator are on chipped, therefore, there is no C, R required as an external components. Use an external R instead of internal R is also available(CSK=1), in this time connect the resistor between OSC1 and OSC2 terminals. However, when the internal oscillator is not used, an external clock inputs onto the OSC1 terminal. In addition, the value of the feed back resistor for the oscillator can be varied by programming the "Rf" register in the "Frequency control" instruction so that it is possible to optimize the frame frequency for a LCD panel.

[Setting of MON(B&W /Gradation), PWM(Variable gradation/Fixed gradation) and FFL(Frequency control)]

In case of the internal oscillation mode (CSK=0)

Symbol	FFL	MON	PWL	Display mode	
fr1	1	0	0	Variable gradation mode	
fr2	0	0	0		
fr3	1	0	1	Fixed gradation mode	
fr4	0	0	1		
fr5	1	1	*	B&W mode	
fr6	0	1	*		

*: Don't care

In case of the external resistor oscillation mode(CSK=1)

In case of the external resistor oscillation, clock frequency should be adjusted with resistor as same as the frequency of internal oscillation. And also FFL, MON and PWM should be set.

In case of the external clock input mode(CSK=1)

In case of the external clock input operation, clock frequency should be input as same as the frequency of internal oscillation on a display mode. And also FFL, MON and PWM should be set. Because the frame frequency and the internal voltage booster circuit operation frequency are determined by the external clock frequency and conditions of MON,FFL and PWM.

(22) Power supply circuits

The internal power supply circuits are composed of the voltage booster, electrical variable resister (EVR), voltage regulator, reference voltage generator and voltage followers.

The status of the power supply circuits is arranged by programming the "DCON" and "AMPON" registers in the "Power control" instruction. For this arrangement, the part of the internal power supply circuits can be used in combination with an external power supply as described in the following table.

DCON	AMPON	Voltage booster	Voltage followers Voltage regulator EVR	External voltage	Note
0	0	Disable	Disable	VOUT, VLCD, V1, V2, V3, V4	1, 3
0	1	Disable	Enable	VOUT	2, 3
1	1	Enable	Enable	—	—

Note1) The internal power circuits are not used. The C1+, C1-, C2+, C2-, C3+, C3-, C4+, C4-, C5+, C5-, C6+, C6-, VOUT, VREF, VREG and VEE terminals should be open.

Note2) The internal power circuits are used, excluding the voltage booster. The external VOUT voltage is required and the C1+, C1-, C2+, C2-, C3+, C3-, C4+, C4-, C5+, C5-, C6+ and C6- terminals should be open.


Note3) The relation among the voltages should be maintained.

$$VOUT \geq VLCD \geq V1 \geq V2 \geq V3 \geq V4 \geq VSS$$


(23) Voltage booster

The voltage booster generates maximum 7x voltage of the VEE level. It is programmed so that the boost level can be selected out of 1x, 2x, 3x, 4x, 5x, 6x and 7x by the "Boost level select" instruction. The boosted voltage VOUT must not exceed beyond 18.0V, otherwise the voltage stress may cause a permanent damage to the LSI.

Boosted voltages



● Capacitor connections for the voltage Booster



(24) Reference voltage generator

The reference voltage generator is used to produce the reference voltage (VBA) that is output from the VBA terminal and input to the VREF terminal.

$$VBA = VEE \times 0.9$$

(25) Voltage regulator

The voltage regulator, composed of the gain control circuit and operational amplifier, is used to gain the reference voltage (VREF) and create the regulated voltage (VREG). The VREG is used for the input voltage for the EVR by programming the "VU" register in the "Boost level" instruction.

$$VREG = VREF \times N \quad (N: \text{register value for the boost level})$$

(26) Electrical variable resistor (EVR)

The EVR, variable with 128-step, is used to fine-tune the LCD driving voltage (VLCD) by programming the "DV" register in the "EVR control" instruction, so that it is possible to optimize the contrast level for a LCD panel.

$$VLCD = 0.5 \times VREG + M (VREG - 0.5 \times VREG) / 127 \quad (M: \text{register value for the EVR})$$



(27) Voltage followers

The voltage followers are used to stabilize the LCD driving voltages (V1 to V4 and VLCD) produced by the internal bleeder resistors.

In case that the voltage followers are used, the capacitor CA2 for the VLCD, V1, V2, V3 and V4 terminals are required in order to stabilize the LCD driving voltages and the capacitor CA3 for the VREG terminal to stabilize the reference voltage. It can be programmed to select the LCD bias ratio out of 1/5, 1/6, 1/7, 1/8, 1/9 and 1/10 by the "LCD bias ratio" instruction.

In case that the external power supply is used, the internal power supply circuits is required to being disabled by setting "0" into the "DCON" and "AMPON" registers in the "Power control" instruction and the external LCD driving voltages should be supplied onto the V1 to V4, VLCD and VOUT terminals.

- All of the internal power supply circuits (7-time boost)
- None of the internal power supply circuits





Reference values

CA1	1.0 - 4.7 μ F
CA2	1.0 - 2.2 μ F
CA3	0.1 μ F

Note) B grade capacitors are required.

- The internal power supply circuits excluding the reference voltage generator (1) (7-time boost)
- The internal power supply circuits excluding the reference voltage generator (2) (7-time boost, temperature compensation)




Reference values

CA1	1.0 - 4.7μF
CA2	1.0 - 2.2μF
CA3	0.1μF

Note) B grade capacitors are required.

- The internal power supply circuits excluding the voltage booster



Reference values


CA1	1.0 - 4.7 μ F
CA2	1.0 - 2.2 μ F
CA3	0.1 μ F

Note) B grade capacitors are required.


(28) Partial display function

The partial display function is used to specify the partial display area on a LCD panel in the condition of lower duty cycle ratio, lower LCD bias ratio, lower boost level and lower LCD driving voltage, so that it is possible to display a time and calendar in the extremely low power consumption. It can be programmed to select a duty cycle ratio (1/17, 1/26, 1/32, 1/38, 1/47, 1/66, 1/77), LCD bias ratio, boost level and EVR value by the instructions so that it is possible to optimize the LSI condition in accordance with the display status.

● Partial display image



● Partial display sequence



(29) Discharge circuit

The discharge circuit is used to discharge the electric charge in the capacitors connected to the V1 to V4 and VLCD terminals. It is activated by setting "0" into the "DIS" register in the "Discharge" instruction or by setting "RES" terminal to "0" level. The "Discharge ON/OFF" instruction is usually required just after the internal power supply is turned off by setting "0" into the "DCON" and "AMPON" registers, or just after the external power supply is turned off. During the discharge operation, it is required that no supply the power neither from an internal or external power supply to the LSI.

(30) Reset circuit

The reset circuit initialize the LSI into the following default status. It is activated by setting the RES terminal to "0" level. The RES terminal is usually required to connect to the Mau's reset terminal in order that the LSI can be initialized at the same timing of the MPU reset.

● Default status

1. DDRAM display data	:Undefined
2. column address	:00 _H
3. row address	:00 _H
4. Initial display line	:0 _H (1st line)
5. Display ON/OFF	:OFF
6. Reverse display ON/OFF	:OFF (normal)
7. Duty cycle ratio	:1/82 duty
8. N-line Inversion ON/OFF	:OFF
9. COM scan direction	:COM ₀ → COM ₇₉ , COMI ₀ , COMI ₁
10. Increment mode	:OFF
11. Reverse SEG direction	:OFF (normal)
12. SWAP mode	:OFF (normal)
13. EVR value	:(0, 0, 0, 0, 0, 0, 0, 0)
14. Internal power supply	:OFF
15. Display mode	:Gradation display mode
16. LCD bias ratio	:1/9 bias
17. Gradation Palette 0	:(0, 0, 0, 0, 0)
18. Gradation Palette 1	:(0, 0, 1, 0, 1)
19. Gradation Palette 2	:(0, 1, 0, 1, 0)
20. Gradation Palette 3	:(0, 1, 1, 1, 0)
21. Gradation Palette 4	:(1, 0, 0, 0, 1)
22. Gradation Palette 5	:(1, 0, 1, 0, 1)
23. Gradation Palette 6	:(1, 1, 0, 1, 0)
24. Gradation Palette 7	:(1, 1, 1, 1, 1)
25. Gradation mode control	:Variable gradation mode
26. GLSB	:GLSB=0
27. Data bus length	:8-bit data bus length
28. Discharge circuit	:OFF

(31) Power supply ON/OFF sequences

The following paragraphs describes the power supply ON/OFF sequences to prevent high current flowing into the LSI, otherwise the current may cause a permanent damage to the LSI.

(31-1) Using an external power supply

- Power supply ON sequence

The logic voltage (VDD) is turned on first, and then the LCD driving voltages (V1 to V4 and VLCD) can be turned on. When supply the VOUT from outside, turn on the logic voltage (VDD), then reset, after then supply the VOUT is required.

- Power supply OFF sequence

The reset operation, cut off the V1 to V4 and VLCD from the LSI by the RES terminal or the "Power control" instruction first, and then the VDD can be turned off. It is recommended that a series-resistor between 50 ohms and 100 ohms is inserted in the VLCD line (or VOUT line in case of using only an external VOUT voltage) in order to protect the LSI from an over current.

(31-2) Using the internal power supply circuits

- Power supply ON sequence

The VDD is turned on and the reset operation is required first, and then the V1 to V4 and VLCD can be turned on by setting "1" into the "DCON" and "AMPON" registers in the "Power control" instruction.


- Power supply OFF sequence

The reset operation is required first in order to cut off the V1 to V4 and VLCD from the LSI, and then the input voltage for the voltage booster (VEE) and the VDD can be turned off.


In case that the VEE and VDD are supplied from deferent voltage sources, the VEE is required to be turned off first, and then the VDD can be turned off.

(32) Referential instruction sequences


(32-1) Initialization in using the internal power supply circuits



(32-2) Display data writing



(32-3) Power OFF



(33) Instruction table

Instruction Table (1)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0	
Display data write	0	0	1	0	0/1	0/1	0/1	Write Data								Write display data to DDRAM
Display data read	0	0	0	1	0/1	0/1	0/1	Read Data								Read display data from DDRAM
column address (Lower) [0H]	0	1	1	0	0	0	0	0	0	0	0	AX3	AX2	AX1	AX0	DDRAM column address
column address (Upper) [1H]	0	1	1	0	0	0	0	0	0	0	1	*	AX6	AX5	AX4	DDRAM column address
row address (Lower) [2H]	0	1	1	0	0	0	0	0	0	1	0	AY3	AY2	AY1	AY0	DDRAM row address
row address (Upper) [3H]	0	1	1	0	0	0	0	0	0	1	1	*	AY6	AY5	AY4	DDRAM row address
Initial display line (Lower) [4H]	0	1	1	0	0	0	0	0	1	0	0	LA3	LA2	LA1	LA0	Sets row address corresponding to initial COM line (scan-starting line)
Initial display line (Upper) [5H]	0	1	1	0	0	0	0	0	1	0	1	*	LA6	LA5	LA4	Sets row address corresponding to initial COM line (scan-starting line)
N-line inversion (Lower) [6H]	0	1	1	0	0	0	0	0	1	1	0	N3	N2	N1	N0	Sets the number of N-line inversion
N-line inversion (Upper) [7H]	0	1	1	0	0	0	0	0	1	1	1	*	N6	N5	N4	Sets the number of N-line inversion
Display control (1) [8H]	0	1	1	0	0	0	0	1	0	0	0	SHI FT	MO N	ALL ON	ON/ OFF	SHIFT: Common direction MON: Gradation or B/W display mode ALLON: All pixels ON/OFF ON/OFF: Display ON/OFF
Display control (2) [9H]	0	1	1	0	0	0	0	1	0	0	1	RE V	NL IN	SW AP	RE F	REV: Reverse display ON/OFF NLIN: N-line inversion ON/OFF, SWAP: SWAP mode ON/OFF REF: Segment direction
Increment control [AH]	0	1	1	0	0	0	0	1	0	1	0	WIN	AIM	AYI	AXI	WIN: Window end column and row addresses AIM: Read-modify-write ON/OFF AYI: row increment mode AXI: column increment mode
Power control [BH]	0	1	1	0	0	0	0	1	0	1	1	AMP ON	HA LT	DC ON	AC L	AMPON: Voltage followers ON/OFF HALT: Power save ON/OFF DCON: Voltage booster ON/OFF ACL: Reset
Duty cycle ratio [CH]	0	1	1	0	0	0	0	1	1	0	0	*	DS2	DS1	DS0	Sets LCD duty cycle ratio
Boost level [DH]	0	1	1	0	0	0	0	1	1	0	1	*	VU2	VU1	VU0	Sets boost level
LCD bias ratio [EH]	0	1	1	0	0	0	0	1	1	1	0	*	B2	B1	B0	Sets LCD bias ratio
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag set

Note 1) * : Don't care.

Note 2) [] : Instruction register address

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (2)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0	
Gradation palette A0 (Lower) [0H]	0	1	1	0	0	0	1	0	0	0	0	PA03	PA02	PA01	PA00	Sets palette values to gradation palette A0
Gradation palette A0 (Upper) [1H]	0	1	1	0	0	0	1	0	0	0	1	*	*	*	PA04	Sets palette values to gradation palette A0
Gradation palette A1 (Lower) [2H]	0	1	1	0	0	0	1	0	0	1	0	PA13	PA12	PA11	PA10	Sets palette values to gradation palette A1
Gradation palette A1 (Upper) [3H]	0	1	1	0	0	0	1	0	0	1	1	*	*	*	PA14	Sets palette values to gradation palette A1
Gradation palette A2 (Lower) [4H]	0	1	1	0	0	0	1	0	1	0	0	PA23	PA22	PA21	PA20	Sets palette values to gradation palette A2
Gradation palette A2 (Upper) [5H]	0	1	1	0	0	0	1	0	1	0	1	*	*	*	PA24	Sets palette values to gradation palette A2
Gradation palette A3 (Lower) [6H]	0	1	1	0	0	0	1	0	1	1	0	PA33	PA32	PA31	PA30	Sets palette values to gradation palette A3
Gradation palette A3 (Upper) [7H]	0	1	1	0	0	0	1	0	1	1	1	*	*	*	PA34	Sets palette values to gradation palette A3
Gradation palette A4 (Lower) [8H]	0	1	1	0	0	0	1	1	0	0	0	PA43	PA42	PA41	PA40	Sets palette values to gradation palette A4
Gradation palette A4 (Upper) [9H]	0	1	1	0	0	0	1	1	0	0	1	*	*	*	PA44	Sets palette values to gradation palette A4
Gradation palette A5 (Lower) [AH]	0	1	1	0	0	0	1	1	0	1	0	PA53	PA52	PA51	PA50	Sets palette values to gradation palette A5
Gradation palette A5 (Upper) [BH]	0	1	1	0	0	0	1	1	0	1	1	*	*	*	PA54	Sets palette values to gradation palette A5
Gradation palette A6 (Lower) [CH]	0	1	1	0	0	0	1	1	1	0	0	PA63	PA62	PA61	PA60	Sets palette values to gradation palette A6
Gradation palette A6 (Upper) [DH]	0	1	1	0	0	0	1	1	1	0	1	*	*	*	PA64	Sets palette values to gradation palette A6
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag set

Note 1) * : Don't care.

Note 2) [] : Instruction register address

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (3)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0	
Gradation palette A7 (Lower) [0H]	0	1	1	0	0	1	0	0	0	0	0	PA73	PA72	PA71	PA70	Sets palette values to gradation palette A7
Gradation palette A7 (Upper) [1H]	0	1	1	0	0	1	0	0	0	0	1	*	*	*	PA74	Sets palette values to gradation palette A7
Gradation palette B0 (Lower) [2H]	0	1	1	0	0	1	0	0	0	1	0	PB03	PB02	PB01	PB00	Sets palette values to gradation palette B0
Gradation palette B0 (Upper) [3H]	0	1	1	0	0	1	0	0	0	1	1	*	*	*	PB04	Sets palette values to gradation palette B0
Gradation palette B1 (Lower) [4H]	0	1	1	0	0	1	0	0	1	0	0	PB13	PB12	PB11	PB10	Sets palette values to gradation palette B1
Gradation palette B1 (Upper) [5H]	0	1	1	0	0	1	0	0	1	0	1	*	*	*	PB14	Sets palette values to gradation palette B1
Gradation palette B2 (Lower) [6H]	0	1	1	0	0	1	0	0	1	1	0	PB23	PB22	PB21	PB20	Sets palette values to gradation palette B2
Gradation palette B2 (Upper) [7H]	0	1	1	0	0	1	0	0	1	1	1	*	*	*	PB24	Sets palette values to gradation palette B2
Gradation palette B3 (Lower) [8H]	0	1	1	0	0	1	0	1	0	0	0	PB33	PB32	PB31	PB30	Sets palette values to gradation palette B3
Gradation palette B3 (Upper) [9H]	0	1	1	0	0	1	0	1	0	0	1	*	*	*	PB34	Sets palette values to gradation palette B3
Gradation palette B4 (Lower) [AH]	0	1	1	0	0	1	0	1	0	1	0	PB43	PB42	PB41	PB40	Sets palette values to gradation palette B4
Gradation palette B4 (Upper) [BH]	0	1	1	0	0	1	0	1	0	1	1	*	*	*	PB44	Sets palette values to gradation palette B4
Gradation palette B5 (Lower) [CH]	0	1	1	0	0	1	0	1	1	0	0	PB53	PB52	PB51	PB50	Sets palette values to gradation palette B5
Gradation palette B5 (Upper) [DH]	0	1	1	0	0	1	0	1	1	0	1	*	*	*	PB54	Sets palette values to gradation palette B5
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag set

Note 1) * : Don't care.

Note 2) [] : Instruction register address

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (4)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0	
Gradation palette B6 (Lower) [0H]	0	1	1	0	0	1	1	0	0	0	0	PB63	PB62	PB61	PB60	Sets palette values to gradation palette B6
Gradation palette B6 (Upper) [1H]	0	1	1	0	0	1	1	0	0	0	1	*	*	*	PB64	Sets palette values to gradation palette B6
Gradation palette B7 (Lower) [2H]	0	1	1	0	0	1	1	0	0	1	0	PB73	PB72	PB71	PB70	Sets palette values to gradation palette B7
Gradation palette B7 (Upper) [3H]	0	1	1	0	0	1	1	0	0	1	1	*	*	*	PB74	Sets palette values to gradation palette B7
Gradation palette C0 (Lower) [4H]	0	1	1	0	0	1	1	0	1	0	0	PC03	PC02	PC01	PC00	Sets palette values to gradation palette C0
Gradation palette C0 (Upper) [5H]	0	1	1	0	0	1	1	0	1	0	1	*	*	*	PC04	Sets palette values to gradation palette C0
Gradation palette C1 (Lower) [6H]	0	1	1	0	0	1	1	0	1	1	0	PC13	PC12	PC11	PC10	Sets palette values to gradation palette C1
Gradation palette C1 (Upper) [7H]	0	1	1	0	0	1	1	0	1	1	1	*	*	*	PC14	Sets palette values to gradation palette C1
Gradation palette C2 (Lower) [8H]	0	1	1	0	0	1	1	1	0	0	0	PC23	PC22	PC21	PC20	Sets palette values to gradation palette C2
Gradation palette C2 (Upper) [9H]	0	1	1	0	0	1	1	1	0	0	1	*	*	*	PC24	Sets palette values to gradation palette C2
Gradation palette C3 (Lower) [AH]	0	1	1	0	0	1	1	1	0	1	0	PC33	PC32	PC31	PC30	Sets palette values to gradation palette C3
Gradation palette C3 (Upper) [BH]	0	1	1	0	0	1	1	1	0	1	1	*	*	*	PC34	Sets palette values to gradation palette C3
Gradation palette C4 (Lower) [CH]	0	1	1	0	0	1	1	1	1	0	0	PC43	PC42	PC41	PC40	Sets palette values to gradation palette C4
Gradation palette C4 (Upper) [DH]	0	1	1	0	0	1	1	1	1	0	1	*	*	*	PC44	Sets palette values to gradation palette C4
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag set

Note 1) * : Don't care.

Note 2) [] : Instruction register address

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (5)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0	
Gradation palette C5 (Lower) [0H]	0	1	1	0	1	0	0	0	0	0	0	PC53	PC52	PC51	PC50	Sets palette values to gradation palette C5
Gradation palette C5 (Upper) [1H]	0	1	1	0	1	0	0	0	0	0	1	*	*	*	PC54	Sets palette values to gradation palette C5
Gradation palette C6 (Lower) [2H]	0	1	1	0	1	0	0	0	0	1	0	PC63	PC62	PC61	PC60	Sets palette values to gradation palette C6
Gradation palette C6 (Upper) [3H]	0	1	1	0	1	0	0	0	0	1	1	*	*	*	PC64	Sets palette values to gradation palette C6
Gradation palette C7 (Lower) [4H]	0	1	1	0	1	0	0	0	1	0	0	PC73	PC72	PC71	PC70	Sets palette values to gradation palette C7
Gradation palette C7 (Upper) [5H]	0	1	1	0	1	0	0	0	1	0	1	*	*	*	PC74	Sets palette values to gradation palette C7
Initial COM line [6H]	0	1	1	0	1	0	0	0	1	1	0	*	SC2	SC1	SC0	Sets scan-starting common driver
EXCS control [7H]	0	1	1	0	1	0	0	0	1	1	1	*	*	*	EXCS	Controls EXCS signal
Gradation mode control [8H]	0	1	1	0	1	0	0	1	0	0	0	PWM	GLSB	*	*	Sets variable or fixed gradation mode
Data bus length [9H]	0	1	1	0	1	0	0	1	0	0	1	*	*	CKS	WLS	Sets 8- or 16-bit data bus length
EVR control (Lower) [AH]	0	1	1	0	1	0	0	1	0	1	0	DV3	DV2	DV1	DV0	Sets EVR level (Lower bit)
EVR control (Upper) [BH]	0	1	1	0	1	0	0	1	0	1	1	*	DV6	DV5	DV4	Sets EVR level (Upper bit)
Frequency control [DH]	0	1	1	0	1	0	0	1	1	0	1	FFL	RF2	RF1	RF0	Controls oscillation frequency
Discharge ON/OFF [EH]	0	1	1	0	1	0	0	1	1	1	0	*	*	*	DIS	Discharge the electric charge in capacitors on V1 to V4 and VLCD
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag
Instruction register address [CH]	0	1	1	0	1	0	0	1	1	0	0	RA3	RA2	RA1	RA0	Sets instruction register address
Instruction register read	0	1	0	1	0/1	0/1	0/1	*	*	*	*	Read Data				Read out instruction register data

Note 1) * : Don't care.

Note 2) [] : Instruction register address

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Note 4) CKS=0: Internal oscillation mode (default)
CKS=1: External oscillation mode

Instruction Table (6)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0	
Window end column address (Lower) [0H]	0	1	1	0	1	0	1	0	0	0	0	EX3	EX2	EX1	EX0	Sets column address for end point
Window end column address (Upper) [1H]	0	1	1	0	1	0	1	0	0	0	1	*	EX6	EX5	EX4	Sets column address for end point
Window end row address (Lower) [2H]	0	1	1	0	1	0	1	0	0	1	0	EY3	EY2	EY1	EY0	Sets row address for end point
Window end row address (Upper) [3H]	0	1	1	0	1	0	1	0	0	1	1	*	EY6	EY5	EY4	Sets row address for end point
Initial reverse line (Lower) [4H]	0	1	1	0	1	0	1	0	1	0	0	LS3	LS2	LS1	LS0	Sets address for reverse line
Initial reverse line (Upper) [5H]	0	1	1	0	1	0	1	0	1	0	1	*	LS6	LS5	LS4	Sets address for reverse line
Last reverse line (Lower) [6H]	0	1	1	0	1	0	1	0	1	1	0	LE3	LE2	LE1	LE0	Sets address for reverse line
Last reverse line (Upper) [7H]	0	1	1	0	1	0	1	0	1	1	1	*	LE6	LE5	LE4	Sets address for reverse line
Reverse line display ON/OFF [8H]	0	1	1	0	1	0	1	1	0	0	0	*	*	BT	LR EV	Controls reverse line display
Dummy segment register ON/OFF [9H]	0	1	1	0	1	0	1	1	0	0	1	*	*	*	DM Y	Controls dummy segment register
PWM control [AH]	0	1	1	0	1	0	1	1	0	1	0	PW MS	PW MA	PW MB	PW MC	Sets PWM mode
RE register [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	RE flag

Note 1) * : Don't care.

Note 2) [] : Instruction register address

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

(34) Instruction descriptions

This chapter provides detail description of the instructions, registers, their settings and programming examples. The non-existent instruction codes in the instruction tables (1), (2)...(6) are required not to be programmed.

(34-1) Display data write

The "Display data write" instruction is used to write 8-bit display data into the DDRAM.

CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	0/1	0/1	0/1	Display data							

(34-2) Display data read

The "Display data read" instruction is used to read out 8-bit display data from the DDRAM, where the column address and row address are required to be specified beforehand by the "column address" and "row address" instructions. The dummy read is required just after the "column address" and "row address" instructions.

CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0/1	0/1	0/1	Display data							

(34-3) Column address

The "column address" instruction is used to specify the column address for the display data read and write operations. It includes dual instructions for lower 4-bit and upper 3-bit data. The instruction for the lower 4-bit data is required to be executed first.

CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	0	0	0	0	0	0	0	AX3	AX2	AX1	AX0

CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	0	0	0	0	0	0	1	*	AX6	AX5	AX4

(34-4) Row address

The "row address" instruction is used to specify the row address for the display data read and write operations. It includes dual instructions for lower 4-bit and upper 3-bit data. The instruction for the lower 4-bit data is required to be executed first.

The row address can be specified in between 00H and 51H, where the address 50H and 51H are assigned to the PGRAM for the icon display. The setting for the non-existence row address between 52H and FFH is prohibited.

CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	0	0	0	0	0	1	0	AY3	AY2	AY1	AY0

CS	RS	RD	WR	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	0	0	0	0	0	1	1	*	AY6	AY5	AY4

(34-5) Initial display line

The "Initial display line" instruction is used to specify the line address corresponding to the initial COM line. The initial COM line indicates the common driver that starts scanning the display data, which is specified by the "Initial COM line" instruction.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	LA3	LA2	LA1	LA0

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	*	LA6	LA5	LA4

LA6	LA5	LA4	LA3	LA2	LA1	LA0	Line address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
⋮							⋮
1	0	0	1	1	1	1	79

(34-6) N-line inversion

The "N-line inversion" instruction is used to control the alternate rates of the liquid crystal direction. It is programmed to select the N value between 2 and 80, so that the FR signal toggles once every N frames by setting "1" into the "NLIN" register in the "Display control (2)" instruction. In case that the N-line inversion is disabled by setting "0" into "NLIN" register, the FR signal toggles by the frame.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	N3	N2	N1	N0


CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	*	N6	N5	N4


N6	N5	N4	N3	N2	N1	N0	N value
0	0	0	0	0	0	0	Inhibited
0	0	0	0	0	0	1	2
⋮							⋮
1	0	0	1	1	1	1	80

● N-line Inversion Timing (1/82 duty cycle ratio)

N-line inversion OFF



N-line inversion ON



(34-7) Display control (1)

The "Display control (1)" instruction is used to control the display conditions for the "Display ON/OFF", "All pixels ON/OFF", Display mode" and "Common direction" registers.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	SHIFT	MON	ALLON	ON/OFF

● ON/OFF register

ON/OFF=0 : Display OFF (All COM/SEG output Vss level.)

ON/OFF=1 : Display ON

● All ON register

The "All pixels ON/OFF" register is used to turn on all pixels without changing the display data in the DDRAM. The setting for the "All pixels ON/OFF" register has a priority over the "Reverse display ON/OFF" register.

ALLON=0 : Normal

ALLON=1 : All pixels turn on.

● MON register

MON=0 : Gradation mode

MON=1 : B&W mode

● SHIFT register

SHIFT=0 : COM0 → COM79

SHIFT=1 : COM79 → COM0

(34-8) Display control (2)

The "Display control (2)" instruction is used to control the display conditions for the "Segment direction", "SWAP mode ON/OFF", "N-line inversion ON/OFF" and "Reverse display ON/OFF".

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	REV	NLIN	SWAP	REF

● REF register

The "REF" register is used to reverse the assignment for the segment drivers and column address, so that it is possible to reduce the restrictions for the placement of the LSI in the LCD modules. For more information, see (10) "The relationship among the DDRAM column address, display data and segment drivers".

● SWAP register

The "SWAP" register is used to reverse the arrangement for the display data in the DDRAM.

SWAP=0 : SWAP mode OFF (Normal)
SWAP=1 : SWAP mode ON

	SWAP="0"	SWAP="1"
Write data	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 D0
RAM data	d7 d6 d5 d4 d3 d2 d1 d0	d1 d2 d3 d4 d5 d6 d7
Read data	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 D0

● NLIN register

The "NLIN" is used to enable or disable the N-line inversion.

NLIN=0 : N-line inversion OFF (The FR signal toggles by the frame.)
NLIN=1 : N-line inversion ON (The FR signal toggles once every N frames.)

● REV register

The "REV" register is used to enable or disable the reverse display mode that reverses the polarity of the display data without changing the display data in the DDRAM.

REV=0 : Reverse display mode OFF
REV=1 : Reverse display mode ON

REV	Display	DDRAM data → Display data	
0	Normal	0	0
		1	1
1	Reverse	0	1
		1	0

(34-9) Increment control

The "Increment control" instruction is used to control the conditions for the increment mode. In the auto-increment mode, the DDRAM address is automatically incremented (+1) whenever the DDRAM is accessed by the "Display data write" and "Display data read" instructions, so that it is possible to continuously access to the DDRAM without executing the "column address" and "row address" instructions after each "Display data write" or "Display data read" instruction. The settings for the "AIM", "AXI" and "AYI" registers are listed in the following tables.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	0	WIN	AIM	AYI	AXI


● AIM, AYI and AXI registers

AIM	Increment mode	Note
0	Auto-increment for both of the display data read and write operations	-
1	Auto-increment for the display write operation (Read modify write)	-


AYI	AXI	Increment mode	Note
0	0	No auto-increment	1
0	1	Auto-increment for the column address	2
1	0	Auto-increment for the row address	3
1	1	Auto-increment for the column address and row address	4

Note 1) The auto-increment is disabled independent of the "AIM" register.


Note 2) The auto-increment is enabled for the column address in accordance with the "AIM" register.



Note 3) The auto-increment is enabled for the row address in accordance with the "AIM" register.




Note 4) The auto-increment is enabled for the column address and row address. The auto-increment for the row address is interlocked with the auto-increment for the column address, so that the row address will be incremented when the column address is reached to the MAXH.



- WIN register

The “WIN” register is used to access to the DDRAM for the window display area that defines the designated area determined by the portions of the start point and end point. The start point is determined by the “column address” and “row address” instructions, and the end point by the “Window end column address” and “Window end row address” instructions. The setting sequence for the window display area is listed as follows. For more detail, see (7) “Window display area”.

1. “Increment control” instruction (WIN=1, AXI=1, AYI=1)
2. “column address” and “row address” instructions for the start point
3. “Window end column address” and “Window end row address” instructions for the end point
4. Enable to access to the window display area in the DDRAM



(34-10) Power control

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	AMPON	HALT	DCON	ACL

● ACL register

The “ACL” register is used to initialize the internal power supply circuits. It is available only in the master mode.

ACL=0 : Initialization OFF (Normal)
 ACL=1 : Initialization ON

When the data in the “ACL register” is read out by the “Instruction register read” instruction, the read-out data is “1” during the initialization and “0” after the initialization. This initialization is performed using the internal reset signal produced by 2 clocks on the OSC1. For this reason, the wait time for 2 clocks on the OSC1 is required until the next instruction after the initialization by programming “ACL” register.

● DCON register

The “DCON” register is used to enable or disable the voltage booster.

DCON=0 : Voltage booster OFF
 DCON=1 : Voltage booster ON

● HALT register

The “HALT” register is used to enable or disable the power save mode. It is possible to reduce the operating current down to the stand-by level in the power save mode. The internal status in the power save mode is listed below.

HALT=0 : Power save OFF (Normal)
 HALT=1 : Power save ON

Internal status in the power save mode

- The oscillation circuits and internal power supply circuits are halted.
- All segment and common drivers output Vss level.
- The display data in the DDRAM is maintained.
- The operational modes before the power save mode are maintained.
- The V1 to V4 and VLCD are in the high impedance.
- The clock input into the OSC1 is inhibited.

In the power save ON sequence, it is required that the “Display OFF” instruction is executed before the “Power save ON” instruction, so that all common and segment drivers output Vss level. And in the power save OFF sequence, it is required that the “Power save OFF” instruction is executed first and then the “Display ON” instruction is executed. If the “Power save OFF” instruction is executed in the display ON status, unexpected pixels may be instantly turned on.

● AMPON register

The “AMPON” register is used to enable or disable the voltage followers, voltage regulator and EVR.

AMPON=0 : The voltage followers, voltage regulator and EVR OFF
 AMPON=1 : The voltage followers, voltage regulator and EVR ON

(34-11) Duty cycle ratio

The "Duty cycle ratio" instruction is used to select the LCD duty cycle ratio for the partial display function. The partial display function specifies the partial display area on a LCD panel in the condition of lower duty cycle ratio, lower LCD bias ratio, lower boost level and lower LCD driving voltage, so that it is possible to display a time and calendar in the extremely low power consumption.

It can be also programmed to select not only the duty cycle ratio but also the LCD bias ratio, boost level and EVR value by the instructions so that it is possible to optimize the LSI conditions in accordance with the display.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	*	DS2	DS1	DS0

DS2	DS1	DS0	Duty cycle ratio
0	0	0	1/82
0	0	1	1/77
0	1	0	1/66
0	1	1	1/47
1	0	0	1/32
1	0	1	1/17
1	1	0	1/38
1	1	1	1/26

(34-12) Boost level

The "Boost level" is used to select the multiple for the voltage booster for the partial display function.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	*	VU2	VU1	VU0

VU2	VU1	VU0	Boost level
0	0	0	1-time (No boost)
0	0	1	2-time
0	1	0	3-time
0	1	1	4-time
1	0	0	5-time
1	0	1	6-time
1	1	0	7-time
1	1	1	Inhibited

(34-13) LCD bias ratio

The "LCD bias ratio" is used to select the LCD bias ratio for the partial display function.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	0	*	B2	B1	B0

B2	B1	B0	LCD bias ratio
0	0	0	1/9
0	0	1	1/8
0	1	0	1/7
0	1	1	1/6
1	0	0	1/5
1	0	1	1/10
1	1	0	Inhibited
1	1	1	Inhibited

(34-14) RE flag

The "RE flag" registers are used to determine the contents for the Rf registers (RE2, RE1 and RE0) in order that it is possible to access to the instruction registers.

The data in the "TST0" register must be "0", which is used only for maker tests.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0/1	0/1	0/1

D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	1	TST0	RE2	RE1	RE0

(34-15) Gradation palette A, B and C

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	PA03	PA02	PA01	PA00

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	*	*	*	PA04

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	PA13	PA12	PA11	PA10

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	*	*	*	PA14

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	PA23	PA22	PA21	PA20

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	*	*	*	PA24

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	PA33	PA32	PA31	PA30

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	*	*	*	PA34

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	PA43	PA42	PA41	PA40

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	*	*	*	PA44

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	0	PA53	PA52	PA51	PA50

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	*	*	*	PA54

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	PA63	PA62	PA61	PA60

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	0	1

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	*	*	*	PA64

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	PA73	PA72	PA71	PA70

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	*	*	*	PA74

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	PB03	PB02	PB01	PB00

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	*	*	*	PB04

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	PB13	PB12	PB11	PB10

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	*	*	*	PB14

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	PB23	PB22	PB21	PB20

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	*	*	*	PB24

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	PB33	PB32	PB31	PB30

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	*	*	*	PB34

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	0	PB43	PB42	PB41	PB40

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	*	*	*	PB44

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	PB53	PB52	PB51	PB50

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	0

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	*	*	*	PB54

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	PB63	PB62	PB61	PB60

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	*	*	*	PB64

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	PB73	PB72	PB71	PB70

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	*	*	*	PB74

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	PC03	PC02	PC01	PC00

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	*	*	*	PC04

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	PC13	PC12	PC11	PC10

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	*	*	*	PC14

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	PC23	PC22	PC21	PC20

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	*	*	*	PC24

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	0	PC33	PC32	PC31	PC30

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	*	*	*	PC34

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	PC43	PC42	PC41	PC40

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0	1	1

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	*	*	*	PC44

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	PC53	PC52	PC51	PC50

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	*	*	*	PC54

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	PC63	PC62	PC61	PC60

$\overline{\text{CS}}$	RS	$\overline{\text{RD}}$	$\overline{\text{WR}}$	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	*	*	*	PC64

$\overline{\text{CS}}$	RS	$\overline{\text{RD}}$	$\overline{\text{WR}}$	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	PC73	PC72	PC71	PC70

$\overline{\text{CS}}$	RS	$\overline{\text{RD}}$	$\overline{\text{WR}}$	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	*	*	*	PC74

(34-16) Initial COM line

The “Initial COM line” instruction is used to specify the common driver that starts scanning the display data. The line address, corresponding to the initial COM line, is specified by the “Initial display line” instruction.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	*	SC2	SC1	SC0

SC2	SC1	SC0	Initial COM line (SHIFT=0)	Initial COM line (SHIFT=1)
0	0	0	COM0	COM79
0	0	1	COM15	COM64
0	1	0	COM30	COM49
0	1	1	COM45	COM34
1	0	0	COM60	COM19
1	0	1	COM75	COM4
1	1	0	Inhibited	Inhibited
1	1	1	Inhibited	Inhibited

SHIFT=0: Positive direction (for instance, COM0 → COM79)

SHIFT=1: Negative direction (for instance, COM79 → COM0)

(34-17) EXCS control

The “EXCS control” instruction is available only in the master mode, where it is used to control the polarity for the EXCS output.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	*	*	*	EXCS

EXCS=0: Output level “0”

EXCS=1: Output level “1”

(34-18) Gradation mode control

The “Gradation mode control” is used to determine the display data for the GLSB and select the gradation mode.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	PWM	GLSB	*	*

● GLSB register

GLSB=0: GLSB “0”

GLSB=1: GLSB “1”

● PWM register

PWM=0: Variable gradation mode
(8-gradation levels out of a palette consisting of 32-gradation levels)

PWM=1: Fixed gradation mode
(Fixed 8-gradation levels)

(34-19) Data bus length

The “Data bus length” instruction is used to select the 8- or 16- bit data bus length and determine the internal or external oscillation. In the 16-bit data bus mode, not only the display data but also the instruction data is required to be transferred by 16-bit data (D15 to D0). However, in case of the access to the instruction register, the only lower 8-bit data (D7 to D0) of the 16-bit data is valid. In case of the access to the DDRAM, all of the 16-bit data (D15 to D0) is valid.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	*	*	CKS	WLS

● WLS register

WLS =0: 8-bit data bus length
WLS =1: 16-bit data bus length

● CKS register

CKS =0: Internal oscillation
(The OSC1 and OSC2 should be open.)
CKS =1: External oscillation
(By the external clock into the OSC1 or external resistor between the OSC1 and OSC2.
OSC2 should be open when clock is inputted from OSC1.)

(34-20) EVR control

The “EVR control” instruction is used to fine-tune the LCD driving voltage (VLCD) so that it is possible to optimize the contrast level for the display.

The “EVR control” instruction requires to be programmed by the upper 3-bit data first and then lower 4-bit data, where programming the only upper 3-bit data has not enabled it, so that it is possible to prevent unexpected high voltage for the VLCD.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	0	DV3	DV2	DV1	DV0

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	*	DV6	DV5	DV4

DV6	DV5	DV4	DV3	DV2	DV1	DV0	VLCD
0	0	0	0	0	0	0	Low
0	0	0	0	0	0	1	⋮
			⋮				⋮
			⋮				⋮
1	1	1	1	1	1	1	High

The VLCD is calculated by the following equation.

$$VLCD [V] = 0.5 \times VREG + M (VREF - 0.5 \times VREG) / 127$$

VBA = VEE x 0.9
VREG = VREF x N

VBA : Output voltage of the reference voltage generator
VREF : Input voltage of the voltage regulator
VREG : Output voltage of the voltage regulator
N : Register value for the voltage booster
M : Register value for the EVR

(34-21) Frequency control

The "Frequency control" instruction is used to control the frame frequency for a LCD panel.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	FFL	Rf2	Rf1	Rf0

- Rfx register (x=1, 2, 3)

The "Rfx" register is used to determine the feed back resistor value for the internal oscillator in order that it is possible to adjust the frame frequency.

Rf 2	Rf 1	Rf 0	Feedback resistor value
0	0	0	Reference value
0	0	1	0.8 x reference value
0	1	0	0.9 x reference value
0	1	1	1.1 x reference value
1	0	0	1.2 x reference value
1	0	1	Inhibited
1	1	0	Inhibited
1	1	1	Inhibited

- FFL register

The "FFL" register is used to select normal or high-speed frame frequency mode.

FFL =0: Normal (Frame frequency: 73Hz typical)
 FFL =1: High-speed mode (Frame frequency: 150Hz typical)

Note) The above values for the typical frame frequency are based on the following conditions.
 Variable gradation mode, 1/82 duty cycle ratio, (Rf2, Rf1, Rf0) = (0,0,0)

(34-22) Discharge ON/OFF

The "Discharge ON/OFF" instruction is used to enable or disable the discharge circuits, so that it is possible to prevent unexpected pixels turned on just after the internal or external power supply is turned off. During the discharge operation, do not supply the power neither from an internal or external power supplies to the LSI.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	0	*	*	*	DIS

(34-23) Instruction register address

The "Instruction register address" is used to specify the instruction register address, so that it is possible to read out the contents of the instruction registers in combination with the "Instruction register read" instruction.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	0

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	RA3	RA2	RA1	RA0

(34-24) Instruction register read

The "Instruction register read" instruction is used to read out the contents of the instruction register in combination with the "Instruction register address" instruction.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	0/1	0/1	0/1

D7	D6	D5	D4	D3	D2	D1	D0
*	*	*	*	Internal register data read			

(34-25) Window end column address

The "Window end column address" is used to specify the column address for the window end point. The lower 4-bit data is required to be programmed first and then the upper 3-bit data can be programmed.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	EX3	EX2	EX1	EX0

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	*	EX6	EX5	EX4

(34-26) Window end row address set

The "Window end row address" is used to specify the row address for the window end point. The lower 4-bit data is required to be programmed first and then the upper 3-bit data can be programmed.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	EY3	EY2	EY1	EY0

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	*	EY6	EY5	EY4

(34-27) Initial reverse line

The "Initial reverse line" instruction is used to specify the initial reverse line address for the reverse line display. The lower 4-bit data is required to be programmed first and then the upper 3-bit data can be programmed. It can be programmed in between 00H and 4FH and the line address beyond 4FH is inhibited. The address relationship: $LSi < LEi$ ($i=6$ to 0) must be maintained in the reverse line display.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	LS3	LS2	LS1	LS0

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	*	LS6	LS5	LS4

(34-28) Last reverse line

The "Last reverse line" instruction is used to specify the last reverse line address for the reverse line display. The lower 4-bit data is required to be programmed first and then the upper 3-bit data can be programmed. It can be programmed in between 00H and 4FH and the line address beyond 4FH is inhibited. The address relationship: $LSi < LEi$ ($i=6$ to 0) must be maintained in the reverse line display.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	LE3	LE2	LE1	LE0

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	1

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	*	LE6	LE5	LE4

(34-29) Reverse line display ON/OFF

The "Reverse line display ON/OFF" is used to enable or disable the reverse line display for the blink operation and determine the reverse line display mode. It is not available for the display area using the dummy segment drivers (SEGS) and icon common drivers (COMI).

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	1

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	*	*	BT	LREV

● LREV register

The "LREV" register is used to enable or disable the reverse line display.




LREV =0: Reverse line display OFF (Normal)
LREV =1: Reverse line display ON

- BT register


The “BT” register is used to determine the reverse line display mode in the reverse line display ON (LREV=1) status.

BT =0: Normal reverse line display
 BT =1: Blink once every 32 frames

Display examples in the LREV=“1” and BT=“1”



Blink once every 32 frames



←Initial reverse line address
 ←Last reverse line address

(34-30) Dummy segment register ON/OFF

The “Dummy segment address ON/OFF” is used to enable or disable access to the dummy segment register.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	1

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	*	*	*	DMY

- DMY register

DMY=0: Access to the DDRAM
 DMY=1: Access to the dummy segment register

(34-31) PWM control

The "PWM control" is used to determine the PWM type for the segment waveforms, where the type can be specified for each of the SEGAI, SEGBi and SEGCi (i=0-127) drivers.

CS	RS	RD	WR	RE2	RE1	RE0
0	1	1	0	1	0	1

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	0	PWMS	PWMA	PWMB	PWMC

- PWMS register

PWMS=0: Type 1

PWMS=1: Type 2


- PWMA, B and C registers

The "PWMA, PWMB and PWMC" registers are used to select the type 1-O or type 1-E.


PWMZ=0 (Z=A, B and C): Type 1-O

PWMZ=1 (Z=A, B and C): Type 1-E

PWM type1 (PWMS="0")



PWM type2 (PWMS="1")



(35) The relationship between Common driver and row address

The row address assignment for the common driver can be programmed by the "SHIF" register in the "Display control (1)", and "Duty cycle ratio", "Initial display line" and "Initial COM line" instructions. The assignment for the COMI0 and COMI1 are independent of these instructions and always fixed.

- When initial display line is "0"

The relation between common drivers and row address of DDRAM (MY) is changing each 15dots unit by the "Duty cycle ratio" and "Initial COM line" instructions. If the shift bit is "0", the order of common scanning is normal and if it is "1", the common scanning order is inversed. When LA0 to LA6 of initial display line setting is "0", the "MY" corresponding to the Initial COM line is also "0". And "MY" is increasing.

Regardless above, COMI0 and COMI1 is fixed to MY80 and MY81 respectively.

- When initial display line is not "0"

The relation between common drivers and row address of DDRAM (MY) is changing each 15dots unit by the "Duty cycle ratio" and "Initial COM line" instructions. If the shift bit is "0", the order of common scanning is normal and if it is "1", the common scanning order is inversed. When LA0 to LA6 of initial display line setting is not "0", the "MY" corresponding to the Initial COM line is biased by the setting value. During the display, "MY" is increasing up to "79". When "MY" over than "79", its back to "0". And "MY" is increasing from 0 continuously.

Regardless above, COMI0 and COMI1 is fixed to MY80 and MY81 respectively.

(1) Initial display line "0", 1/82 duty cycle

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(2) Initial display line "0", 1/77 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)						SHIFT="1" (Common backward scan)					
DS ₂	DS ₁	DS ₀	"001" (1/77 duty)						"001" (1/77 duty)					
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000000" (Initial display line 0)						"0000000" (Initial display line 0)					
COM ₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₁			0	65	50	35	20	5		64	49	34	19	4
COM ₂														
COM ₃														
COM ₄														
COM ₅														
COM ₆														
COM ₇														
COM ₈														
COM ₉														
COM ₁₀														
COM ₁₁														
COM ₁₂														
COM ₁₃														
COM ₁₄														
COM ₁₅														
COM ₁₆														
COM ₁₇														
COM ₁₈														
COM ₁₉														
COM ₂₀														
COM ₂₁														
COM ₂₂														
COM ₂₃														
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇														
COM ₂₈														
COM ₂₉														
COM ₃₀														
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄														
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅														
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀														
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₈₀														
COM ₈₁														

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(3) Initial display line "0", 1/66 duty cycle

display line 0, 1/66 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)					SHIFT="1" (Common backward scan)						
DS ₂	DS ₁	DS ₀	"010" (1/66 duty)					"010" (1/66 duty)						
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₅		LA ₀	"0000000" (Initial display line 0)					"0000000" (Initial display line 0)						
COM ₀	80	80	80	80	80	80	80	80	80	80	80	80	80	80
COM ₁	0		50	35	20	5				63	49	34	19	4
COM ₂										▲	▲	▲	▲	▲
COM ₃														0
COM ₄														
COM ₅														
COM ₆														
COM ₇														
COM ₈														
COM ₉														
COM ₁₀														
COM ₁₁														
COM ₁₂														
COM ₁₃														
COM ₁₄														
COM ₁₅		0												
COM ₁₆														
COM ₁₇														
COM ₁₈														
COM ₁₉														
COM ₂₀													0	
COM ₂₁														
COM ₂₂														63
COM ₂₃														▲
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇														
COM ₂₈														
COM ₂₉														
COM ₃₀														
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄														
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅														
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀														
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₈₀	81	81	81	49	34	19	4	0	81	81	50	35	20	5


DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(4) Initial display line "0", 1/47 duty cycle

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(5) Initial display line "0", 1/32 duty cycle



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(6) Initial display line "0", 1/17 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)					SHIFT="1" (Common backward scan)						
DS ₂	DS ₁	DS ₀	"101" (1/17 duty)					"101" (1/17 duty)						
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000000" (Initial display line 0)					"0000000" (Initial display line 0)						
COM ₁₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₀			0					5						4
COM ₁														
COM ₂														
COM ₃														
COM ₄														
COM ₅														
COM ₆														
COM ₇														
COM ₈														
COM ₉								14						
COM ₁₀														
COM ₁₁														
COM ₁₂														
COM ₁₃														
COM ₁₄			14											
COM ₁₅				0										
COM ₁₆														
COM ₁₇														
COM ₁₈														
COM ₁₉														
COM ₂₀														
COM ₂₁														
COM ₂₂														
COM ₂₃														
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇														
COM ₂₈														
COM ₂₉				14										
COM ₃₀					0									
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄														
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄				14										
COM ₄₅					0									
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀														
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₁₁			81	81	81	81	81	81	81	81	81	81	81	81

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(7) Initial display line "0", 1/38 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)					SHIFT="1" (Common backward scan)							
DS ₂	DS ₁	DS ₀	"110" (1/38 duty)					"110" (1/38 duty)							
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"	
LA ₆		LA ₀	"0000000" (Initial display line 0)					"0000000" (Initial display line 0)							
COM ₀			80	80	80	80	80	80	80	80	80	80	80	80	
COM ₀			0			35	20	5					34	19	4
COM ₁															
COM ₂															
COM ₃															
COM ₄															0
COM ₅															
COM ₆															
COM ₇															
COM ₈															
COM ₉															
COM ₁₀															
COM ₁₁															
COM ₁₂															
COM ₁₃															
COM ₁₄															
COM ₁₅				0			35			35					
COM ₁₆															
COM ₁₇															
COM ₁₈															
COM ₁₉														0	
COM ₂₀															
COM ₂₁															
COM ₂₂															
COM ₂₃															
COM ₂₄															
COM ₂₅															
COM ₂₆															
COM ₂₇															
COM ₂₈															
COM ₂₉															
COM ₃₀					0			35			35				
COM ₃₁															
COM ₃₂															
COM ₃₃															
COM ₃₄														0	
COM ₃₅				35											
COM ₃₆															
COM ₃₇															
COM ₃₈															
COM ₃₉															
COM ₄₀															
COM ₄₁															
COM ₄₂															
COM ₄₃															
COM ₄₄															
COM ₄₅						0				35					
COM ₄₆															
COM ₄₇															
COM ₄₈															
COM ₄₉															
COM ₅₀				35									0		35
COM ₅₁															
COM ₅₂															
COM ₅₃															
COM ₅₄															
COM ₅₅															
COM ₅₆															
COM ₅₇															
COM ₅₈															
COM ₅₉															
COM ₆₀								0							
COM ₆₁															
COM ₆₂															
COM ₆₃															
COM ₆₄															
COM ₆₅					35										
COM ₆₆															
COM ₆₇															
COM ₆₈															
COM ₆₉															
COM ₇₀															
COM ₇₁															
COM ₇₂															
COM ₇₃															
COM ₇₄															
COM ₇₅															
COM ₇₆															
COM ₇₇															
COM ₇₈															
COM ₇₉															
COM ₇₉															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															
COM ₁															

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(8) Initial display line "0", 1/26 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)					SHIFT="1" (Common backward scan)						
DS ₂	DS ₁	DS ₀	"111" (1/26 duty)					"111" (1/26 duty)						
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000000" (Initial display line 0)					"0000000" (Initial display line 0)						
COM ₁₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₀			0				20	5					19	4
COM ₁							▼						▲	▲
COM ₂							23							
COM ₃														0
COM ₄														
COM ₅														
COM ₆														
COM ₇														
COM ₈														
COM ₉														
COM ₁₀														
COM ₁₁														
COM ₁₂												23		
COM ₁₃												▲		
COM ₁₄														
COM ₁₅				0										
COM ₁₆								▼						
COM ₁₇								23						
COM ₁₈													0	
COM ₁₉														
COM ₂₀														
COM ₂₁			▼											
COM ₂₂														
COM ₂₃			23											
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇												23		
COM ₂₈												▲		
COM ₂₉														
COM ₃₀														
COM ₃₁					0									
COM ₃₂														
COM ₃₃														
COM ₃₄													0	
COM ₃₅														
COM ₃₆														
COM ₃₇				▼										
COM ₃₈				23										
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂												23		
COM ₄₃												▲		
COM ₄₄														
COM ₄₅														
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉												0		
COM ₅₀														
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇												23		
COM ₅₈												▲		
COM ₅₉														
COM ₆₀														
COM ₆₁														23
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₁₁			81	81	81	81	19	4	0	81	81	81	20	5

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(9) Initial display line "5", 1/82 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)					SHIFT="1" (Common backward scan)						
DS ₂	DS ₁	DS ₀	"000" (1/82 duty)					"000" (1/82 duty)						
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₅		LA ₀	"0000101" (Initial display line 5)					"0000101" (Initial display line 5)						
COM ₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₁			5	70	55	40	25	10	4	69	54	39	24	9
COM ₂									↑	↑	↑	↑	↑	↑
COM ₃														
COM ₄									0					5
COM ₅									79					↑
COM ₆									↑					
COM ₇				↓										
COM ₈														
COM ₉				79										
COM ₁₀				0										
COM ₁₁														0
COM ₁₂														79
COM ₁₃														↑
COM ₁₄														
COM ₁₅				5										
COM ₁₆														
COM ₁₇														
COM ₁₈														
COM ₁₉													5	
COM ₂₀													↑	
COM ₂₁														
COM ₂₂														
COM ₂₃					↓									
COM ₂₄					79								0	
COM ₂₅					0								79	
COM ₂₆													↑	
COM ₂₇														
COM ₂₈														
COM ₂₉														
COM ₃₀					5									
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄														
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀							79						0	
COM ₄₁							0						79	
COM ₄₂													↑	
COM ₄₃														
COM ₄₄														
COM ₄₅							5							
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀													5	
COM ₅₁													↑	
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅							79						0	
COM ₅₆							0						79	
COM ₅₇													↑	
COM ₅₈														
COM ₅₉														
COM ₆₀							5							
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆													5	
COM ₆₇													↑	
COM ₆₈														
COM ₆₉														
COM ₇₀													0	
COM ₇₁													79	
COM ₇₂													↑	
COM ₇₃														
COM ₇₄				79										
COM ₇₅				0										
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₈₀				4	69	54	39	24	9	5	70	55	40	25
COM ₈₁				81	81	81	81	81	81	81	81	81	81	81


DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(10) Initial display line "5", 1/77 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)					SHIFT="1" (Common backward scan)						
DS ₂	DS ₁	DS ₀	"001" (1/77 duty)					"001" (1/77 duty)						
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000101" (Initial display line 5)					"0000101" (Initial display line 5)						
COM ₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₁			5	70	55	40	25	10		69	54	39	24	9
COM ₂										▲	▲	▲	▲	▲
COM ₃														
COM ₄														
COM ₅														
COM ₆										▲				
COM ₇				▼										
COM ₈				79										
COM ₉														
COM ₁₀														
COM ₁₁														
COM ₁₂														▲
COM ₁₃														
COM ₁₄														
COM ₁₅				5										
COM ₁₆														
COM ₁₇														
COM ₁₈														
COM ₁₉													5	
COM ₂₀														
COM ₂₁														
COM ₂₂														
COM ₂₃					▼									
COM ₂₄					79									
COM ₂₅														
COM ₂₆														
COM ₂₇														
COM ₂₈														
COM ₂₉														
COM ₃₀					5									
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄														
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅														
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀														
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₈₀														
COM ₈₁														

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(11) Initial display line “5”, 1/66 duty cycle




DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(12) Initial display line "5", 1/47 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)						SHIFT="1" (Common backward scan)					
DS ₂	DS ₁	DS ₀	"011" (1/47 duty)						"011" (1/47 duty)					
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000101" (Initial display line 5)						"0000101" (Initial display line 5)					
COM ₁₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₀			5			40	25	10				39	24	9
COM ₁														
COM ₂														
COM ₃														
COM ₄														
COM ₅														
COM ₆														
COM ₇														
COM ₈														
COM ₉														
COM ₁₀														
COM ₁₁														
COM ₁₂														
COM ₁₃														
COM ₁₄														
COM ₁₅														
COM ₁₆														
COM ₁₇														
COM ₁₈														
COM ₁₉														
COM ₂₀														
COM ₂₁														
COM ₂₂														
COM ₂₃														
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇														
COM ₂₈														
COM ₂₉														
COM ₃₀														
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄														
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅														
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀														
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₁			81	81	81	39	24	9	5	81	81	40	25	10

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(13) Initial display line “5”, 1/32 duty cycle



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(14) Initial display line "5", 1/17 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)						SHIFT="1" Common backward scan)					
DS ₂	DS ₁	DS ₀	"101" (1/17 duty)						"101" (1/17 duty)					
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000101" (Initial display line 5)						"0000101" (Initial display line 5)					
COM ₁₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₀			5					10						9
COM ₁														
COM ₂														
COM ₃														
COM ₄														
COM ₅														
COM ₆														
COM ₇														
COM ₈														
COM ₉								19						
COM ₁₀														
COM ₁₁														
COM ₁₂														
COM ₁₃														
COM ₁₄			19											
COM ₁₅														
COM ₁₆				5										
COM ₁₇														
COM ₁₈														
COM ₁₉														
COM ₂₀														
COM ₂₁														
COM ₂₂														
COM ₂₃														
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇														
COM ₂₈														
COM ₂₉			19											
COM ₃₀														
COM ₃₁				5										
COM ₃₂														
COM ₃₃														
COM ₃₄														
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅														
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀														
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₁			81	81	81	81	81	81	81	81	81	81	81	81

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(15) Initial display line "5", 1/38 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)					SHIFT="1" (Common backward scan)						
DS ₂	DS ₁	DS ₀	"110" (1/38 duty)					"110" (1/38 duty)						
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000101" (Initial display line 5)					"0000101" (Initial display line 5)						
COM ₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₁			5			40	25	10				39	24	9
COM ₂												↑	↑	↑
COM ₃														
COM ₄														
COM ₅														5
COM ₆														
COM ₇														
COM ₈														
COM ₉														
COM ₁₀														
COM ₁₁														
COM ₁₂														
COM ₁₃							↓							
COM ₁₄											40			
COM ₁₅				5			40				↑			
COM ₁₆														
COM ₁₇														
COM ₁₈														
COM ₁₉													5	
COM ₂₀														
COM ₂₁														
COM ₂₂														
COM ₂₃														
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇														
COM ₂₈								↓						
COM ₂₉														
COM ₃₀					5			40		40				
COM ₃₁										↑				
COM ₃₂														
COM ₃₃			↓											
COM ₃₄														
COM ₃₅			40									5		
COM ₃₆														
COM ₃₇														
COM ₃₈														
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅					5				40					
COM ₄₆									↑					
COM ₄₇														
COM ₄₈				↓										
COM ₄₉														
COM ₅₀				40										
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁							5							
COM ₆₂														
COM ₆₃														
COM ₆₄				↓										
COM ₆₅				40										
COM ₆₆														
COM ₆₇													40	
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅								5						
COM ₇₆														
COM ₇₇														
COM ₇₈							↓							
COM ₇₉							↓							
COM ₈₀							↓							
COM ₈₁														
COM ₈₂														
COM ₈₃														
COM ₈₄														
COM ₈₅														
COM ₈₆														
COM ₈₇														
COM ₈₈														
COM ₈₉														
COM ₉₀														
COM ₉₁														
COM ₉₂														
COM ₉₃														
COM ₉₄														
COM ₉₅														
COM ₉₆														
COM ₉₇														
COM ₉₈														
COM ₉₉														
COM ₁₀₀														
COM ₁₀₁														
COM ₁₀₂														
COM ₁₀₃														
COM ₁₀₄														
COM ₁₀₅														
COM ₁₀₆														
COM ₁₀₇														
COM ₁₀₈														
COM ₁₀₉														
COM ₁₁₀														
COM ₁₁₁														
COM ₁₁₂														
COM ₁₁₃														
COM ₁₁₄														
COM ₁₁₅														
COM ₁₁₆														
COM ₁₁₇														
COM ₁₁₈														
COM ₁₁₉														
COM ₁₂₀														
COM ₁₂₁														
COM ₁₂₂														
COM ₁₂₃														
COM ₁₂₄														
COM ₁₂₅														
COM ₁₂₆														
COM ₁₂₇														
COM ₁₂₈														
COM ₁₂₉														
COM ₁₃₀														
COM ₁₃₁														
COM ₁₃₂														
COM ₁₃₃														
COM ₁₃₄														
COM ₁₃₅														
COM ₁₃₆														
COM ₁₃₇														
COM ₁₃₈														
COM ₁₃₉														
COM ₁₄₀														
COM ₁₄₁														
COM ₁₄₂														
COM ₁₄₃														
COM ₁₄₄														
COM ₁₄₅														
COM ₁₄₆														
COM ₁₄₇														
COM ₁₄₈														
COM ₁₄₉														
COM ₁₅₀														
COM ₁₅₁														
COM ₁₅₂														
COM ₁₅₃														
COM ₁₅₄														
COM ₁₅₅														
COM ₁₅₆														
COM ₁₅₇														
COM ₁₅₈														
COM ₁₅₉														
COM ₁₆₀														
COM ₁₆₁														
COM ₁₆₂														

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(16) Initial display line "5", 1/26 duty cycle

SHIFT set value			SHIFT="0" (Common forward scan)						SHIFT="1" (Common backward scan)					
DS ₂	DS ₁	DS ₀	"111" (1/26 duty)						"111" (1/26 duty)					
SC ₂	SC ₁	SC ₀	"000"	"001"	"010"	"011"	"100"	"101"	"000"	"001"	"010"	"011"	"100"	"101"
LA ₆		LA ₀	"0000101" (Initial display line 5)						"0000101" (Initial display line 5)					
COM ₁₀			80	80	80	80	80	80	80	80	80	80	80	80
COM ₀			5				25	10					24	9
COM ₁														
COM ₂														
COM ₃							28							
COM ₄														5
COM ₅														
COM ₆														
COM ₇														
COM ₈														
COM ₉														
COM ₁₀														
COM ₁₁														
COM ₁₂												28		
COM ₁₃														
COM ₁₄														
COM ₁₅				5										
COM ₁₆														
COM ₁₇								28						
COM ₁₈													5	
COM ₁₉														
COM ₂₀														
COM ₂₁														
COM ₂₂														
COM ₂₃			28											
COM ₂₄														
COM ₂₅														
COM ₂₆														
COM ₂₇												28		
COM ₂₈														
COM ₂₉														
COM ₃₀					5									
COM ₃₁														
COM ₃₂														
COM ₃₃														
COM ₃₄												5		
COM ₃₅														
COM ₃₆														
COM ₃₇														
COM ₃₈			28											
COM ₃₉														
COM ₄₀														
COM ₄₁														
COM ₄₂														
COM ₄₃														
COM ₄₄														
COM ₄₅														
COM ₄₆														
COM ₄₇														
COM ₄₈														
COM ₄₉														
COM ₅₀												5		
COM ₅₁														
COM ₅₂														
COM ₅₃														
COM ₅₄														
COM ₅₅														
COM ₅₆														
COM ₅₇														
COM ₅₈														
COM ₅₉														
COM ₆₀														
COM ₆₁														
COM ₆₂														
COM ₆₃														
COM ₆₄														
COM ₆₅														
COM ₆₆														
COM ₆₇														
COM ₆₈														
COM ₆₉														
COM ₇₀														
COM ₇₁														
COM ₇₂														
COM ₇₃														
COM ₇₄														
COM ₇₅														
COM ₇₆														
COM ₇₇														
COM ₇₈														
COM ₇₉														
COM ₁₁			81	81	81	81	24	9	5	81	81	81	25	10

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITION	TERMINAL	RATING	UNIT
Supply Voltage (1)	VDD	VSS=0V Ta = +25°C	VDD	-0.3 to +4.0	V
Supply Voltage (2)	VEE		VEE	-0.3 to +4.0	V
Supply Voltage (3)	VOUT		VOUT	-0.3 to +20.0	V
Supply Voltage (4)	VREG		VREG	-0.3 to +20.0	V
Supply Voltage (5)	VLCD		VLCD	-0.3 to +20.0	V
Supply Voltage (6)	V1, V2, V3, V4		V1, V2, V3, V4	-0.3 to VLCD + 0.3	V
Input Voltage	VI		*1	-0.3 to VDD + 0.3	V
Storage Temperature	Tstg			-45 to +125	°C

Note1) D0 to D15, CS, RS, M/S, RD, WR, OSC1, CL, FLM, FR, CLK, RES, TEST terminals.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TERMINAL	MIN	TYP	MAX	UNIT	NOTE
Supply Voltage	VDD1	VDD	1.7		3.3	V	*1
	VDD2		2.4		3.3	V	*2
	VEE	VEE	2.4		3.3	V	*3
Operating Voltage	VLCD	VLCD	5		18.0	V	*4
	VOUT	VOUT			18.0	V	
	VREG	VREG			VOUT × 0.9	V	
	VREF	VREF	2.1		3.3	V	*5
Operating Temperature	Topr		-30		85	°C	

Note1) Applies to the condition when the reference voltage generator is not used.

Note2) Applies to the condition when the reference voltage generator is used.

Note3) Applies to the condition when the voltage booster is used.

Note4) The following relationship among the supply voltages must be maintained.

$$VSS < V4 < V3 < V2 < V1 < VLCD \leq VOUT$$

Note5) The relationship: VREF < VEE must be maintained.

■ DC CHARACTERISTICS 1

$V_{SS} = 0V$, $V_{DD} = +1.7$ to $+3.3V$, $T_a = -30$ to $+85^{\circ}C$

PARAMETER	SYMBOL	CONDITION		MIN	TYP	MAX	UNIT	NOTE
High level input voltage	V _{IH}			0.8 V _{DD}		V _{DD}	V	*1
Low level input voltage	V _{IL}			0		0.22V _{DD}	V	*1
High level output voltage	V _{OH1}	I _{OH} = -0.4mA		V _{DD} - 0.4			V	*2
Low level output voltage	V _{OL1}	I _{OL} = 0.4mA				0.4	V	*2
High level output voltage	V _{OH2}	I _{OH} = -0.1mA		V _{DD} - 0.4			V	*3
Low level output voltage	V _{OL2}	I _{OL} = 0.1mA				0.4	V	*3
Input leakage current	I _{LI}	V _I = V _{SS} or V _{DD}		-10		10	μA	*4
Output leakage current	I _{LO}	V _I = V _{SS} or V _{DD}		-10		10	μA	*5
Driver ON-resistance	R _{ON1}	ΔV _{ON} = 0.5V	V _{LCD} = 10V		1	2	kΩ	*6
			V _{LCD} = 6V		2	4		
Stand-by current	I _{STB}	CS=VDD, Ta=25°C	V _{DD} = 3V			15	μA	*7
Internal oscillation Frequency	f _{OSC1}	V _{DD} = 3V Ta = 25°C	FFL = “0” (Standard)	305	372	439	kHz	*8
	f _{OSC2}			68	84	99.2		*9
	f _{OSC3}			9.8	12	14.2		*10
	f _{OSC4}		FFL = “1” (Hi-speed)	625.3	762.6	899.9		*8
	f _{OSC5}			141.2	172.2	203.2		*9
	f _{OSC6}			20.1	24.6	29.1		*10
External oscillation Frequency	fr ₁	Rf=10kΩ			750		kHz	*16
	fr ₂	Rf=20kΩ			415			
	fr ₃	Rf=51kΩ			185			
	fr ₄	Rf=110kΩ			91			
	fr ₅	Rf=390kΩ			27.2			
	fr ₆	Rf=820kΩ			12.8			
Voltage converter output voltage	V _{OUT}	N-time booster (N=2 to 7) RL = 500kΩ (VOUT - VSS)		NxV _{EE} x0.95			V	*11
Supply current (1)	I _{DD1}	V _{DD} = 2.5V 7-time booster	FFL = “0”		580	870	μA	*12
Supply current (2)	I _{DD2}	(Whole ON pattern)	FFL = “1”		870	1300		
Supply current (3)	I _{DD3}	V _{DD} = 2.5V 7-time booster	FFL = “0”		670	1010		
Supply current (4)	I _{DD4}	(Checker pattern)	FFL = “1”		1060	1590		
Supply current (5)	I _{DD5}	V _{DD} = 3V 6-time booster	FFL = “0”		490	740		
Supply current (6)	I _{DD6}	(Whole ON pattern)	FFL = “1”		760	1140		
Supply current (7)	I _{DD7}	V _{DD} = 3V 6-time booster	FFL = “0”		580	870		
Supply current (8)	I _{DD8}	(Checker pattern)	FFL = “1”		930	1400		
Supply current (9)	I _{DD9}	V _{DD} = 3V 5-time booster	FFL = “0”		330	500		
Supply current (10)	I _{DD10}	(Whole ON pattern)	FFL = “1”		520	780		
Supply current (11)	I _{DD11}	V _{DD} = 3V 5-time booster	FFL = “0”		390	590		
Supply current (12)	I _{DD12}	(Checker pattern)	FFL = “1”		650	980		
Supply current (13)	I _{DD13}	V _{DD} = 3V 4-time booster	FFL = “0”		220	330		
Supply current (14)	I _{DD14}	(Whole ON pattern)	FFL = “1”		360	540		
Supply current (15)	I _{DD15}	V _{DD} = 3V 4-time booster	FFL = “0”		260	390		
Supply current (16)	I _{DD16}	(Checker pattern)	FFL = “1”		450	680		
VBA Operating Voltage	V _{BA}	V _{EE} = 2.4 to 3.3V		(0.9 V _{EE}) ×0.98	0.9 V _{EE}	(0.9 V _{EE}) ×1.02	V	*13
VREG Operating Voltage	V _{REG}	V _{EE} = 2.4 to 3.3V V _{REF} = 0.9 x V _{EE} N-time booster (N=2 to 7)		(V _{REF} ×N) ×0.97	(V _{REF} × N)	(V _{REF} × N) × 1.03	V	*14

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT	NOTE
Output voltage	V_2		-100	0	+100	mV	*15
	V_3		-100	0	+100		
	V_{D12}		-30	0	+30		
	V_{D34}		-30	0	+30		
	V_{D24}		-30	0	+30		

■ CLOCK and FRAME FREQUENCY

PARAMETER	SYMBOL	Display mode	Display duty cycle ratio (1/D)			NOTE
			1/82, 1/77, 1/66	1/47, 1/38, 1/32, 1/26	1/17	
Internal clock	fOSC	Gradation mode	fOSC / (62xD)	fOSC / (62xDx2)	fOSC / (62xDx4)	FLM
		Simplified gradation mode	fOSC / (14xD)	fOSC / (14xDx2)	fOSC / (14xDx4)	
		B&W mode	fOSC / (2xD)	fOSC / (2xDx2)	fOSC / (2xDx4)	
External clock	fCK	Gradation mode	fCK / (62xD)	fCK / (62xDx2)	fCK / (62xDx4)	
		Simplified gradation mode	fCK / (14xD)	fCK / (14xDx2)	fCK / (14xDx4)	
		B&W mode	fCK / (2xD)	fCK / (2xDx2)	fCK / (2xDx4)	

APPLIED TERMINALS and CONDITIONS

Note 1) D0-D15, CS, RS, M/S, RD, WR, P/S, SEL68, CLK, CL, FLM, FR, RES

Note 2) D0-D15

Note 3) CL, FLM, FR, CLK

Note 4) CS, RS, M/S, SEL68, RD, WR, P/S, RES, OSC1

Note 5) D0-D15, CL, FLM, FR, CLK in the high impedance

Note 6) SEGA0-SEGA127, SEGB0-SEGB127, SEGC0-SEGC127, COM0-COM79, COMI0, COMI1
Defines the resistance between each of the SEG and COM terminals and each of the power supply terminals (VLCD, V1, V2, V3 and V4) in the 0.5V deference and 1/9 LCD bias ratio.

Note 7) VDD

The oscillator is halted, CS="1" (disabled), No-load onto the segment and common drivers

Note 8) OSC

Defines the internal oscillation frequency at (Rf2, Rf1, Rf0)=(0,0,0) in the variable gradation mode.

Note 9) OSC

Defines the internal oscillation frequency at (Rf2, Rf1, Rf0)=(0,0,0) in the fixed gradation mode.

Note 10) OSC

Defines the internal oscillation frequency at (Rf2, Rf1, Rf0)=(1,0,0) (12kHz),

Defines the internal oscillation frequency at (Rf2, Rf1, Rf0)=(0,1,1) (24kHz), in the black and white mode.

Note 11) VOUT

Applies to the condition when the internal voltage booster (N=2-7), internal oscillator and internal power circuits are used.

VEE=2.4V to 3.3V, EVR= (1,1,1,1,1,1,1)

1/5 to 1/10 LCD bias, 1/82 duty cycle, No-load on segment and common drivers

RL=500Kohm between VOUT and VSS, CA1=CA2=1.0uF, CA3=0.1uF, DCON="1", AMPON="1"

Note 12) VDD

Applies to the condition when using the internal oscillator and internal power circuits without any access from MPU.

EVR= (1,1,1,1,1,1,1), All pixels turned-on or checkerboard display in gradation mode.


1/82 duty cycle, No-load onto the segment and common drivers

VDD=VEE, VREF=0.9VEE, CA1=CA2=1.0uF, CA3=0.1uF, DCON="1", AMPON="1", NLIN="0", 1/82 Duty, Ta=25°C

Note 13) VREG
Applies to the condition that VBA=VREF and voltage booster N= 1.
DCON="0", VOUT=13.5V

Note 14) VREG
VEE=2.4V to 3.3V, VREF=0.9VEE, VOUT=18.0V, 1/5 to 1/10 LCD bias ratio, 1/82 duty cycle, EVR=(1,1,1,1,1,1,1)
Checkerboard display, No-load onto the segment and common drivers, voltage booster N=2 to 7


Note 15) VLCD, V1, V2, V3, V4
VEE = 3.0V, VREF = 0.9 VEE, VOUT =15.0V, bias=1/5~1/10, EVR= "111111".
Display OFF, No-load onto the segment and common drivers, voltage booster N=5
CA2=1.0μF, CA3=0.1μF, DCON="0", AMPON="1"



Note 16) VDD=3V, Ta=25°C

■ AC CHARACTERISTICS

● Write operation (80-type MPU)



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^\circ C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CS
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		90		ns	
Enable "L" level pulse width	t_{WRLW8}		35		ns	WR
Enable "H" level pulse width	t_{WRHW8}		35		ns	
Data setup time	t_{DS8}		30		ns	D_0 to D_{15}
Data hold time	t_{DH8}		5		ns	

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^\circ C$)


PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CS
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		160		ns	
Enable "L" level pulse width	t_{WRLW8}		70		ns	WR
Enable "H" level pulse width	t_{WRHW8}		70		ns	
Data setup time	t_{DS8}		40		ns	D_0 to D_{15}
Data hold time	t_{DH8}		5		ns	

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^\circ C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CS
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		180		ns	
Enable "L" level pulse width	t_{WRLW8}		80		ns	WR
Enable "H" level pulse width	t_{WRHW8}		80		ns	
Data setup time	t_{DS8}		70		ns	D_0 to D_{15}
Data hold time	t_{DH8}		10		ns	

Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Read operation (80-type MPU)



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CS
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		180		ns	RD
Enable "L" level pulse width	t_{WRLR8}		80		ns	
Enable "H" level pulse width	t_{WRHR8}		80		ns	
Read Data setup time	t_{DS8}	CL=15pF	0	60	ns	D ₀ to D ₁₅
Read Data hold time	t_{DH8}				ns	

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^{\circ}C$)


PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CS
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		180		ns	RD
Enable "L" level pulse width	t_{WRLR8}		80		ns	
Enable "H" level pulse width	t_{WRHR8}		80		ns	
Read Data setup time	t_{DS8}	CL=15pF	0	60	ns	D ₀ to D ₁₅
Read Data hold time	t_{DH8}				ns	

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CS
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		250		ns	RD
Enable "L" level pulse width	t_{WRLR8}		120		ns	
Enable "H" level pulse width	t_{WRHR8}		120		ns	
Read Data setup time	t_{RDD8}	CL=15pF	0	110	ns	D ₀ to D ₁₅
Read Data hold time	t_{RDH8}				ns	

Note) Each timing is specified based on 20% and 80% of VDD.

● Write operation (68-type MPU)



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CS
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		90		ns	E
Enable "L" level pulse width	t_{ELW6}		35		ns	
Enable "H" level pulse width	t_{EHW6}		35		ns	
Data setup time	t_{DS6}		40		ns	D ₀ to D ₁₅
Data hold time	t_{DH6}		5		ns	

($V_{DD}=2.4$ to $2.7V$, $T_a=-30$ to $+85^{\circ}C$)


PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CS
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		160		ns	E
Enable "L" level pulse width	t_{ELW6}		70		ns	
Enable "H" level pulse width	t_{EHW6}		70		ns	
Data setup time	t_{DS6}		50		ns	D ₀ to D ₁₅
Data hold time	t_{DH6}		5		ns	

($V_{DD}=1.7$ to $2.4V$, $T_a=-30$ to $+85^{\circ}C$)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CS
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		180		ns	E
Enable "L" level pulse width	t_{ELW6}		80		ns	
Enable "H" level pulse width	t_{EHW6}		80		ns	
Data setup time	t_{DS6}		70		ns	D ₀ to D ₁₅
Data hold time	t_{DH6}		10		ns	

Note) Each timing is specified based on 20% and 80% of VDD.

● Read operation (68-type MPU)



PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t _{AH6}		0		ns	CS
Address setup time	t _{AS6}		0		ns	RS
System cycle time	t _{CYC6}		180		ns	E
Enable "L" level pulse width	t _{ELR6}		80		ns	
Enable "H" level pulse width	t _{EHR6}		80		ns	
Read Data setup time	t _{RDD6}	CL=15pF	0	70	ns	D ₀ to D ₁₅
Read Data hold time	t _{RDH6}				ns	

(V_{DD}=2.2 to 2.5V, Ta=-30 to +85°C)


PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t _{AH6}		0		ns	CS
Address setup time	t _{AS6}		0		ns	RS
System cycle time	t _{CYC6}		180		ns	E
Enable "L" level pulse width	t _{ELR6}		80		ns	
Enable "H" level pulse width	t _{EHR6}		80		ns	
Read Data setup time	t _{RDD6}	CL=15pF	0	70	ns	D ₀ to D ₁₅
Read Data hold time	t _{RDH6}				ns	

(V_{DD}=1.7 to 2.2V, Ta=-30 to +85°C)

PRMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t _{AH6}				ns	CS
Address setup time	t _{AS6}				ns	RS
System cycle time	t _{CYC6}		250		ns	E
Enable "L" level pulse width	t _{ELR6}		120		ns	
Enable "H" level pulse width	t _{EHR6}		120		ns	
Read Data setup time	t _{RDD6}	CL=15pF	0	110	ns	D ₀ ~ D ₁₅
Read Data hold time	t _{RDH6}				ns	

Note) Each timing is specified based on 20% and 80% of VDD.

● Serial interface



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		50		ns	
SCL "H" level pulse width	t_{SHW}		20		ns	SCL
SCL "L" level pulse width	t_{SLW}		20		ns	
Address setup time	t_{ASS}		20		ns	RS
Address hold time	t_{AHS}		20		ns	
Data setup time	t_{DSS}		20		ns	SDA
Data hold time	t_{DHS}		20		ns	
CS – SCL time	t_{CSS}		20		ns	
CS hold time	t_{CSH}		20		ns	CS

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^{\circ}C$)


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		50		ns	
SCL "H" level pulse width	t_{SHW}		20		ns	SCL
SCL "L" level pulse width	t_{SLW}		20		ns	
Address setup time	t_{ASS}		20		ns	RS
Address hold time	t_{AHS}		20		ns	
Data setup time	t_{DSS}		20		ns	SDA
Data hold time	t_{DHS}		20		ns	
CS – SCL time	t_{CSS}		20		ns	
CS hold time	t_{CSH}		20		ns	CS

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		80		ns	
SCL "H" level pulse width	t_{SHW}		35		ns	SCL
SCL "L" level pulse width	t_{SLW}		35		ns	
Address setup time	t_{ASS}		35		ns	RS
Address hold time	t_{AHS}		35		ns	
Data setup time	t_{DSS}		35		ns	SDA
Data hold time	t_{DHS}		35		ns	
CS – SCL time	t_{CSS}		35		ns	
CS hold time	t_{CSH}		35		ns	CS

Note) Each timing is specified based on 20% and 80% of VDD.

● Display control timing



<FFL=1>

Input timing(Slave mode)

(V_{DD}=1.7 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t _{CLKHW}		530		ns	CLK
CLK "L" level pulse width	t _{CLKLW}		530		ns	CLK
CL "H" level pulse width	t _{CLHW}		32.9		μs	CL
CL "L" level pulse width	t _{CLLW}		32.9		μs	CL
CL delay time	t _{DCL}		0	250	ns	CL
FLM delay time	t _{DFLM}		-1.0	1.0	μs	FLM
FR delay time	t _{DFR}		-1.0	1.0	μs	FR

Output timing(Master mode)

(V_{DD}=2.4 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t _{CLKHW}		540		ns	CLK
CLK "L" level pulse width	t _{CLKLW}		540		ns	CLK
CL "H" level pulse width	t _{CLHW}		33.5		μs	CL
CL "L" level pulse width	t _{CLLW}		33.5		μs	CL
FLM "H" level pulse width	t _{FRHW}		67		μs	FLM
FLM "L" level pulse width	t _{FRLW}		5427		μs	FLM
CL delay time	t _{DCL}	CL=15pF	0	200	ns	CL
FLM delay time	t _{DFLM}	CL=15pF	0	500	ns	FLM
FR delay time	t _{DFR}	CL=15pF	0	500	ns	FR

Output timing (Master mode)

(V_{DD}=1.7 to 2.4V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t _{CLKHW}		540		ns	CLK
CLK "L" level pulse width	t _{CLKLW}		540		ns	CLK
CL "H" level pulse width	t _{CLHW}		33.5		μs	CL
CL "L" level pulse width	t _{CLLW}		33.5		μs	CL
FLM "H" level pulse width	t _{FRHW}		67		μs	FLM
FLM "L" level pulse width	t _{FRLW}		5427		μs	FLM
CL delay time	t _{DCL}	CL=15pF	0	200	ns	CL
FLM delay time	t _{DFLM}	CL=15pF	0	1000	ns	FLM
FR delay time	t _{DFR}	CL=15pF	0	1000	ns	FR

Note) Each timing is specified based on 20% and 80% of V_{DD}.

1/82 Duty

<FFL=0>

Input timing(Slave mode)

(V_{DD}=1.7 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t _{CLKHW}		1100		ns	CLK
CLK "L" level pulse width	t _{CLKLW}		1100		ns	
CL "H" level pulse width	t _{CLHW}		80		μs	CL
CL "L" level pulse width	t _{CLLW}		80		μs	
CL delay time	t _{DCL}		0	250	ns	CL
FLM delay time	t _{DFLM}		-1.0	1.0	μs	FLM
FR delay time	t _{FR}		-1.0	1.0	μs	FR

Output timing(Master mode)

(V_{DD}=2.4 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t _{CLKHW}		1120		ns	CLK
CLK "L" level pulse width	t _{CLKLW}		1120		ns	
CL "H" level pulse width	t _{CLHW}		81		μs	CL
CL "L" level pulse width	t _{CLLW}		81		μs	
FLM "H" level pulse width	t _{FRHW}		138		μs	FLM
FLM "L" level pulse width	t _{FRLW}		11250		μs	
CL delay time	t _{DCL}	CL=15pF	0	200	ns	CL
FLM delay time	t _{DFLM}	CL=15pF	0	500	ns	FLM
FR delay time	t _{FR}	CL=15pF	0	500	ns	FR

Output timing (Master mode)


(V_{DD}=1.7 to 2.4V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
CLK "H" level pulse width	t _{CLKHW}		1120		ns	CLK
CLK "L" level pulse width	t _{CLKLW}		1120		ns	
CL "H" level pulse width	t _{CLHW}		81		μs	CL
CL "L" level pulse width	t _{CLLW}		81		μs	
FLM "H" level pulse width	t _{FRHW}		138		μs	FLM
FLM "L" level pulse width	t _{FRLW}		11250		μs	
CL delay time	t _{DCL}	CL=15pF	0	200	ns	CL
FLM delay time	t _{DFLM}	CL=15pF	0	1000	ns	FLM
FR delay time	t _{FR}	CL=15pF	0	1000	ns	FR

Note) Each timing is specified based on 20% and 80% of VDD.

1/82 Duty

● Input clock timing



(V_{DD}=1.7 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
OSC ₁ "H" level pulse width (1)	t_{CKHW1}		0.525	1.64	μs	OSC ₁
OSC ₁ "L" level pulse width (1)	t_{CKLW1}		0.525	1.64	μs	*1
OSC ₁ "H" level pulse width (2)	t_{CKHW2}		2.45	7.35	μs	OSC ₁
OSC ₁ "L" level pulse width (2)	t_{CKLW2}		2.45	7.35	μs	*2
OSC ₁ "H" level pulse width (3)	t_{CKHW3}		17.2	51.0	μs	OSC ₁
OSC ₁ "L" level pulse width (3)	t_{CKLW3}		17.2	51.0	μs	*3


Note) Each timing is specified based on 20% and 80% of V_{DD}.

Note *1) Applied in the variable gradation mode

Note *2) Applied in the fixed gradation mode

Note *3) Applied in the B&W mode

● Reset input timing



($V_{DD}=2.4$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	Terminal
Reset time	t_R			1.0	μs	
RES "L" level pulse width	t_{RW}		10.0		μs	RES

($V_{DD}=1.7$ to $2.4V$, $T_a=-30$ to $+85^{\circ}C$)


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	Terminal
Reset time	t_R			1.5	μs	
RES "L" level pulse width	t_{RW}		10.0		μs	RES

Note) Each timing is specified based on 20% and 80% of VDD.


■ APPLICATION CIRCUIT EXAMPLES

● MPU Connections


80-type MPU interface



68-type MPU interface




Serial interface




● Master LSI and Slave LSI Connections

a) Input interface


(Parallel interface)




(4-line serial interface)




(4-line serial interface, EXCS unification)




(3-line serial interface)



(3-line serial interface, EXCS unification)



b) LCD driving generation circuit



The following paragraphs describes the caution of Master/Slave operation.


- 1) Display timing is controlled by Master chip. The CL, FLM, FR, CLK signals are stopped when Master chip is display OFF. When "Display OFF" executions, Slave chip must execute "Display OFF" before Master.
- 2) When "HALT" command is executed in Master chip, the voltage booster circuit and voltage regulator circuit is turned off. LCD driver outputs V_{SS} level voltage then display goes to turn off. And V_{LCD} for Slave chip goes to stop supply. When "HALT" command is executed in Master chip, Display off must be executed before. Because V_{LCD} for Slave chip is stopped.
- 3) The EVR control is valid in only Master chip (on this circuit diagram).
- 4) V_{OUT} terminal should connect to V_{LCD} to prevent condition of floating.
- 5) OSC_1 terminal and OSC_2 in Slave chip should be open.

• Typical characteristic


PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Basic delay time of gste	$T_a=+25^{\circ}\text{C}, V_{SS}=0\text{V}, V_{DD}=3.0\text{V}$		10		ns

• Input output terminal type


(a) Input circuit1




(b-1) Input/Output circuit 1



(b-2) Input/Output circuit 2



(c) Display output circuit



Terminals:

- SEGA₀ to SEGA₁₂₇
- SEGB₀ to SEGB₁₂₇
- SEGC₀ to SEGC₁₂₇
- COM₀ to COM₇₉
- COMI₀ to COMI₁
- SEGSA₀ to SEGSA₃
- SEGSB₀ to SEGSB₃
- SEGSC₀ to SEGSC₃

[CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.